Efficient driving-capability programmable frequency divider with a wide division ratio range

A programmable frequency divider with close-to-50% output duty-cycle, with a wide division ratio range, is presented. The proposed divider has also provisions for binary division ratio controls, and has demonstrated operation at frequencies as high as 3.5 GHz. With the above features, the proposed divider can be used in phase-locked loops, and is capable of driving various clocked circuits, which need different clock frequencies. The proposed divider has division ratios from 8 to 510, but it can easily be extended to higher ranges by simply adding more divider stages. The divider circuit has been realised in a 0.18-mum RF CMOS process. Test results show that the output duty-cycle is 50% when the division ratio is an even number. For odd division ratios the worst-case duty-cycle is 44.4% when the division ratio is 9. The output duty-cycle becomes closer to 50% when the division ratio is an increasing odd number. For each division ratio, the output duty-cycle remains constant for different chips, with different input frequencies from gigahertz down to kilohertz ranges, and with different power supply voltages.

[1]  Kiat Seng Yeo,et al.  Design of a low power wide-band high resolution programmable frequency divider , 2005, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[2]  Yvon Savaria,et al.  High speed differential pulse-width control loop based on frequency-to-voltage converters , 2006, GLSVLSI '06.

[3]  Kuo-Hsing Cheng,et al.  The new approach of programmable pseudo fractional-N clock generator for GHz operation with 50% duty cycle , 2005, Proceedings of the 2005 European Conference on Circuit Theory and Design, 2005..

[4]  Wael Badawy,et al.  System-on-chip for real-time applications , 2003 .

[5]  Jinn-Shyan Wang,et al.  An all-digital 50% duty-cycle corrector , 2004, 2004 IEEE International Symposium on Circuits and Systems (IEEE Cat. No.04CH37512).

[6]  C.S. Vaucher,et al.  A family of low-power truly modular programmable dividers in standard 0.35-/spl mu/m CMOS technology , 2000, IEEE Journal of Solid-State Circuits.

[7]  S. Karthikeyan.  Clock duty cycle adjuster circuit for switched capacitor circuits , 2002 .

[8]  Hou-Ming Chen,et al.  A low jitter delay-locked loop with a realignment duty cycle corrector , 2005, Proceedings 2005 IEEE International SOC Conference.

[9]  Sanghoon Lee,et al.  A CMOS high-speed wide-range programmable counter , 2002 .

[10]  Suchitav Khadanga.  Synchronous programmable divider design for PLL using 0.18 /spl mu/m CMOS technology , 2003, The 3rd IEEE International Workshop on System-on-Chip for Real-Time Applications, 2003. Proceedings..

[11]  Yu-Che Yang,et al.  A Quantization Noise Suppression Technique for$DeltaSigma$Fractional-$N$Frequency Synthesizers , 2006, IEEE Journal of Solid-State Circuits.

[12]  Kenji Taniguchi,et al.  A 50% duty-cycle correction circuit for PLL output , 2003 .

[13]  Roland E. Best.  Phase-locked loops : design, simulation, and applications , 2003 .

[14]  A. Gnudi,et al.  A CMOS programmable divider for RF multistandard frequency synthesizers , 2002, Proceedings of the 28th European Solid-State Circuits Conference.

[15]  Rinaldo Castello,et al.  A PLL-based frequency synthesizer for 160-MHz double-sampled SC filters , 1996 .

[16]  Tao Wang,et al.  A dual-mode truly modular programmable fractional divider based on a 1/1.5 divider cell , 2005 .

[17]  HongMo Wang.  A 1.8 V 3 mW 16.8 GHz frequency divider in 0.25 /spl mu/m CMOS , 2000 .