This paper presents design considerations for low power, highly linear current mode LNAs that can be used for wideband RF front-ends for multi-standard applications. The circuit level simulations of the proposed architecture indicate that with optimal biasing a high value of IIP3 can be obtained. A comparison of three scenarios for optimal bias is presented. Simulation results indicate that with the proposed architecture, LNAs may achieve a maximum NF of 3.6 dB with a 3 dB bandwidth larger than 10 GHz and a best case IIP3 of +17.6 dBm with 6.3 mW power consumption. The LNAs have a broadband input match of 50 Omega. The process is 90 nm CMOS and with 1.1 V supply the LNAs power consumption varies between 6.3 mW and 2.3 mW for the best and the worst case IIP3, respectively.
[1]
Bonkee Kim,et al.
A 13-dB IIP3 improved low-power CMOS RF programmable gain amplifier using differential circuit transconductance linearization for various terrestrial mobile D-TV applications
,
2006
.
[2]
Yongwang Ding,et al.
A +18dBm IIP3 LNA in 0.35μm CMOS
,
2001
.
[3]
Hyun-Kyu Yu,et al.
A 2GHz 16dBm IIP3 low noise amplifier in 0.25/spl mu/m CMOS technology
,
2003,
2003 IEEE International Solid-State Circuits Conference, 2003. Digest of Technical Papers. ISSCC..
[4]
P. Sivonen,et al.
A 1.2-V Highly Linear Balanced Noise-Cancelling LNA in 0.13-$\mu{\hbox{m}}$ CMOS
,
2008,
IEEE Journal of Solid-State Circuits.