High-voltage pulse-triggered SR latch level-shifter design considerations
暂无分享,去创建一个
[1] Bram Nauta,et al. Design and Analysis of a High-Efficiency High-Voltage Class-D Power Output Stage , 2014, IEEE Journal of Solid-State Circuits.
[2] Stephan J. Schreiber,et al. Focused examination of cerebral blood flow in peri-resuscitation: a new advanced life support compliant concept—an extension of the focused echocardiography evaluation in life support examination , 2010 .
[3] Hae-Seung Lee,et al. Ultrasonic Imaging Transceiver Design for CMUT: A Three-Level 30-Vpp Pulse-Shaping Pulser With Improved Efficiency and a Noise-Optimized Receiver , 2013, IEEE Journal of Solid-State Circuits.
[4] Bradley Rosen,et al. Portable ultrasound: the next generation arrives , 2010, Critical ultrasound journal.
[5] Torsten Lehmann. Design of fast low-power floating high-voltage level-shifters , 2014 .
[6] Torsten Lehmann,et al. Nanosecond Delay Floating High Voltage Level Shifters in a 0.35 $\mu$m HV-CMOS Technology , 2011, IEEE Journal of Solid-State Circuits.
[7] M.A.E. Andersen,et al. A 0.35μm 50V CMOS sliding-mode control IC for buck converters , 2007, ESSCIRC 2007 - 33rd European Solid-State Circuits Conference.
[8] Bernard H. Stark,et al. A new circuit topology for floating High Voltage level shifters , 2014, 2014 10th Conference on Ph.D. Research in Microelectronics and Electronics (PRIME).
[9] Byong-Deok Choi. Enhancement of current driving capability in data driver ICs for plasma display panels , 2009, IEEE Transactions on Consumer Electronics.