An algorithm for bi-decomposition of logic functions

We propose a new BDD-based method for decomposition of multi-output incompletely specified logic functions into netlists of two-input logic gates. The algorithm uses the internal don't-cares during the decomposition to produce compact well-balanced netlists with short delay. The resulting netlists are provably nonredundant and facilitate test pattern generation. Experimental results over MCNC benchmarks show that our approach outperforms SIS and other BDD-based decomposition methods in terms of area and delay of the resulting circuits with comparable CPU time.

[1]  Tsutomu Sasao,et al.  On bi-decomposition of logic functions , 1997 .

[2]  Giovanni De Micheli,et al.  Finding all simple disjunctive decompositions using irredundant sum-of-products forms , 1998, 1998 IEEE/ACM International Conference on Computer-Aided Design. Digest of Technical Papers (IEEE Cat. No.98CB36287).

[3]  Bernd Steinbach,et al.  Design of fully testable circuits by functional decomposition and implicit test pattern generation , 1994, Proceedings of IEEE VLSI Test Symposium.

[4]  F. Schumann,et al.  Functional Decomposition of Speed Optimized Circuits , 2000 .

[5]  B. Steinbach,et al.  Synthesis Of Multi-Level Circuits Using EXOR-Gates , 2001 .

[6]  Randal E. Bryant,et al.  Graph-Based Algorithms for Boolean Function Manipulation , 1986, IEEE Transactions on Computers.

[7]  Congguang Yang,et al.  BDD-BASED LOGIC OPTIMIZATION SYSTEM , 2000 .

[8]  D. Bochmann,et al.  A new decomposition method for multilevel circuit design , 1991, Proceedings of the European Conference on Design Automation..

[9]  Sze-Tsen Hu.  ON THE DECOMPOSITION OF SWITCHING FUNCTIONS , 1961 .

[10]  Tsutomu Sasao,et al.  DECOMPOS : An integrated system for functional decomposition , 1998 .

[11]  P. R. Stephan,et al.  SIS : A System for Sequential Circuit Synthesis , 1992 .

[12]  Bernd Steinbach,et al.  Bi-decompositions of multi-valued functions for circuit design and data mining applications , 1999, Proceedings 1999 29th IEEE International Symposium on Multiple-Valued Logic (Cat. No.99CB36329).

[13]  H. A. Curtis,et al.  A new approach to The design of switching circuits , 1962 .

[14]  Maciej J. Ciesielski,et al.  BDS: a BDD-based logic optimization system , 2000, DAC.

[15]  Valeria Bertacco,et al.  The disjunctive decomposition of logic functions , 1997, 1997 Proceedings of IEEE International Conference on Computer Aided Design (ICCAD).

[16]  Maciej J. Ciesielski,et al.  BDS: a BDD-based logic optimization system , 2002, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..