A 0.12μm CMOS Comparator Requiring 0.5V at 600MHz and 1.5V at 6GHz

This comparator has 2 active-load PMOS transistors that can be used to reset the output nodes to the supply level. An NMOS transistor added in the clock line controls the active loads to avoid additional reset switches and continuously biased load transistors. Two NMOSTs added in the input differential amplifier reduce the power consumption, which is 18μW at 0.5V and 600MHz, and 2.65mW at 1.5V and 6GHz

[1]  D. Yamazaki,et al.  A 40-Gb/s CMOS clocked comparator with bandwidth modulation technique , 2005, IEEE Journal of Solid-State Circuits.

[2]  Mohammad Maymandi-Nejad,et al.  1-bit quantiser with rail to rail input range for sub-1 V /spl Delta//spl Sigma/ modulators , 2003 .

[3]  C.-K.K. Yang,et al.  Offset compensation in comparators with minimum input-referred supply noise , 2004, IEEE Journal of Solid-State Circuits.

[4]  B. Wicht,et al.  A 1.5V 1.7ns 4k /spl times/ 32 SRAM with a fully-differential auto-power-down current sense amplifier , 2003, 2003 IEEE International Solid-State Circuits Conference, 2003. Digest of Technical Papers. ISSCC..