Numerical simulation of advanced CMOS and beyond CMOS devices
暂无分享,去创建一个
[1] Andrew R. Brown,et al. Variability in Si Nanowire MOSFETs Due to the Combined Effect of Interface Roughness and Random Dopants: A Fully Three-Dimensional NEGF Simulation Study , 2010, IEEE Transactions on Electron Devices.
[2] Mingoo Seok,et al. Nanometer Device Scaling in Subthreshold Logic and SRAM , 2008, IEEE Transactions on Electron Devices.
[3] Experimental and physics-based modeling assessment of strain induced mobility enhancement in FinFETs , 2009, 2009 IEEE International Electron Devices Meeting (IEDM).
[4] L. Selmi,et al. Multisubband Monte Carlo Study of Transport, Quantization, and Electron-Gas Degeneration in Ultrathin SOI n-MOSFETs , 2007, IEEE Transactions on Electron Devices.
[5] Wolfgang Fichtner,et al. Atomistic treatment of interface roughness in Si nanowire transistors with different channel orientations , 2007 .
[6] L. Selmi,et al. Investigation of Strain Engineering in FinFETs Comprising Experimental Analysis and Numerical Simulations , 2011, IEEE Transactions on Electron Devices.
[7] A. Toriumi,et al. In-plane mobility anisotropy and universality under uni-axial strains in nand p-MOS inversion layers on (100), [110], and (111) Si , 2004, IEDM Technical Digest. IEEE International Electron Devices Meeting, 2004..
[8] M. Mouis,et al. Three-Dimensional Real-Space Simulation of Surface Roughness in Silicon Nanowire FETs , 2009, IEEE Transactions on Electron Devices.
[9] D. Esseni,et al. Pseudospectral Methods for the Efficient Simulation of Quantization Effects in Nanoscale MOS Transistors , 2010, IEEE Transactions on Electron Devices.
[10] L. Selmi,et al. Transport in deca-nanometric MOSFETs: from bandstructure to on-currents , 2006, 2006 International Electron Devices Meeting.
[11] Vogl,et al. Electronic-band parameters in strained Si1-xGex alloys on Si1-yGey substrates. , 1993, Physical review. B, Condensed matter.
[12] C. Jungemann,et al. Physics-Based Modeling of Hole Inversion-Layer Mobility in Strained-SiGe-on-Insulator , 2007, IEEE Transactions on Electron Devices.
[13] Jasprit Singh,et al. Monte Carlo studies of ohmic hole mobility in silicon and germanium: Examination of the optical phonon deformation potential , 1994 .
[14] F. M. Bufler,et al. Efficient Monte Carlo device modeling , 2000 .
[15] E. Cartier,et al. Effective electron mobility in Si inversion layers in metal–oxide–semiconductor systems with a high-κ insulator: The role of remote phonon scattering , 2001 .
[16] Manfred Horstmann,et al. Advanced SOI CMOS transistor technology for high performance microprocessors , 2009 .
[17] S. Thompson,et al. Future of Strained Si/Semiconductors in Nanoscale MOSFETs , 2006, 2006 International Electron Devices Meeting.
[18] A. Hikavyy,et al. Gatestacks for scalable high-performance FinFETs , 2007, 2007 IEEE International Electron Devices Meeting.
[19] S. Datta,et al. Simulating quantum transport in nanoscale transistors: Real versus mode-space approaches , 2002 .
[20] Mincheol Shin,et al. Full-quantum simulation of hole transport and band-to-band tunneling in nanowires using the k⋅p method , 2009 .
[21] D. Esseni,et al. Basic insight about the strain engineering of n-type FinFETs , 2009, 2009 10th International Conference on Ultimate Integration of Silicon.
[22] D. Esseni,et al. Drain current improvements in uniaxially strained p-MOSFETs: A Multi-Subband Monte Carlo study , 2009, ESSDERC 2008 - 38th European Solid-State Device Research Conference.
[23] Eicke R. Weber,et al. Direct strain measurement in a 65 nm node strained silicon transistor by convergent-beam electron diffraction , 2006 .
[24] W. Fichtner,et al. Quantum transport in two- and three-dimensional nanoscale transistors : Coupled mode effects in the nonequilibrium Green's function formalism , 2006 .
[25] D. Antoniadis,et al. Carrier mobilities and process stability of strained Si n- and p-MOSFETs on SiGe virtual substrates , 2001 .
[26] L. Trefethen. Spectral Methods in MATLAB , 2000 .
[27] R. Wallace,et al. High-κ gate dielectrics: Current status and materials properties considerations , 2001 .
[28] S. Datta,et al. Effective Capacitance and Drive Current for Tunnel FET (TFET) CV/I Estimation , 2009, IEEE Transactions on Electron Devices.
[29] S. Laux,et al. Band structure, deformation potentials, and carrier mobility in strained Si, Ge, and SiGe alloys , 1996 .
[30] L. Selmi,et al. Semiclassical Modeling of Quasi-Ballistic Hole Transport in Nanoscale pMOSFETs Based on a Multi-Subband Monte Carlo Approach , 2009, IEEE Transactions on Electron Devices.
[31] F. Stern,et al. Properties of Semiconductor Surface Inversion Layers in the Electric Quantum Limit , 1967 .
[32] L. Selmi,et al. Device simulation for decananometer MOSFETs , 2003 .
[33] M. Luisier,et al. Atomistic full-band simulations of silicon nanowire transistors: Effects of electron-phonon scattering , 2009 .
[34] Massimo V. Fischetti,et al. Ballistic FET modeling using QDAME: quantum device analysis by modal evaluation , 2002 .
[35] Denis Flandre,et al. Effective mobility in FinFET structures with HfO2 and SiON gate dielectrics and TaN gate electrode , 2005 .
[36] Mark S. Lundstrom. Elementary scattering theory of the Si MOSFET , 1997, IEEE Electron Device Letters.
[37] T. Boykin,et al. Full Three-Dimensional Quantum Transport Simulation of Atomistic Interface Roughness in Silicon Nanowire FETs , 2010, IEEE Transactions on Electron Devices.
[38] J. C. Slater,et al. Simplified LCAO Method for the Periodic Potential Problem , 1954 .
[39] G. Dewey,et al. Fabrication, characterization, and physics of III–V heterojunction tunneling Field Effect Transistors (H-TFET) for steep sub-threshold swing , 2011, 2011 International Electron Devices Meeting.
[40] L. Selmi,et al. On the electron mobility enhancement in biaxially strained Si MOSFETs , 2008 .
[41] S. Selberherr,et al. The Effect of General Strain on the Band Structure and Electron Mobility of Silicon , 2007, IEEE Transactions on Electron Devices.
[42] Byung-Gook Park,et al. Tunneling Field-Effect Transistors (TFETs) With Subthreshold Swing (SS) Less Than 60 mV/dec , 2007, IEEE Electron Device Letters.
[43] Paolo Marconcini,et al. The k.p method and its application to graphene, carbon nanotubes and graphene nanoribbons: the Dirac equation , 2011, 1105.1351.
[44] Qin Zhang,et al. Low-Voltage Tunnel Transistors for Beyond CMOS Logic , 2010, Proceedings of the IEEE.
[45] M. Sancho,et al. Quick iterative scheme for the calculation of transfer matrices: application to Mo (100) , 1984 .
[46] Y. Yeo,et al. Enhanced performance in 50 nm N-MOSFETs with silicon-carbon source/drain regions , 2004, IEDM Technical Digest. IEEE International Electron Devices Meeting, 2004..
[47] On the Surface-Roughness Scattering in Biaxially Strained n- and p-MOS Transistors , 2011, IEEE Transactions on Electron Devices.
[48] K. Saraswat,et al. Experimental demonstration of high mobility Ge NMOS , 2009, 2009 IEEE International Electron Devices Meeting (IEDM).
[49] D. Esseni,et al. Surface-Roughness-Induced Variability in Nanowire InAs Tunnel FETs , 2012, IEEE Electron Device Letters.
[50] G. Mahan. Many-particle physics , 1981 .
[51] A. Chandrakasan,et al. A 180-mV subthreshold FFT processor using a minimum energy design methodology , 2005, IEEE Journal of Solid-State Circuits.
[52] K. Saraswat,et al. Uniaxial Stress Engineering for High-Performance Ge NMOSFETs , 2010, IEEE Transactions on Electron Devices.
[53] K. Boucart,et al. A simulation-based study of sensitivity to parameter fluctuations of silicon Tunnel FETs , 2010, 2010 Proceedings of the European Solid State Device Research Conference.
[54] C. Jungemann,et al. Modeling of piezoresistive coefficients in Si hole inversion layers , 2009, 2009 10th International Conference on Ultimate Integration of Silicon.
[55] T. Numata,et al. Comprehensive performance assessment of scaled (110) CMOSFETs based on understanding of STI stress effects and velocity saturation , 2008, 2008 IEEE International Electron Devices Meeting.
[56] Wilfried Haensch,et al. 1D broken-gap tunnel transistor with MOSFET-like on-currents and sub-60mV/dec subthreshold swing , 2009, 2009 IEEE International Electron Devices Meeting (IEDM).
[57] D. Ferry,et al. Transport in nanostructures , 1999 .
[58] F. Hüe,et al. Nanoscale holographic interferometry for strain measurements in electronic devices , 2008, Nature.
[59] D. Antoniadis,et al. Hole mobility enhancements and alloy scattering-limited mobility in tensile strained Si/SiGe surface channel metal-oxide-semiconductor field-effect transistors , 2002 .
[60] K. Opsomer,et al. High performance Ge pMOS devices using a Si-compatible process flow , 2006, 2006 International Electron Devices Meeting.
[61] A. Hikavyy,et al. Highly manufacturable FinFETs with sub-10nm fin width and high aspect ratio fabricated with immersion lithography , 2007, 2007 IEEE Symposium on VLSI Technology.
[62] L. Selmi,et al. A simulation study of strain induced performance enhancements in InAs nanowire Tunnel-FETs , 2011, 2011 International Electron Devices Meeting.
[63] C. Jacoboni,et al. The Monte Carlo method for the solution of charge transport in semiconductors with applications to covalent materials , 1983 .
[64] G. Klimeck,et al. Atomistic Full-Band Design Study of InAs Band-to-Band Tunneling Field-Effect Transistors , 2009, IEEE Electron Device Letters.
[65] Arvind Kumar,et al. Silicon CMOS devices beyond scaling , 2006, IBM J. Res. Dev..
[66] K. Saraswat,et al. Comparison of (001), (110) and (111) uniaxial- and biaxial- strained-Ge and strained-Si PMOS DGFETs for all channel orientations: Mobility enhancement, drive current, delay and off-state leakage , 2008, 2008 IEEE International Electron Devices Meeting.
[67] Bernd Witzigmann,et al. Ellipticity and the spurious solution problem of k ∙ p envelope equations , 2007 .
[68] G.A. Brown,et al. Correcting effective mobility measurements for the presence of significant gate leakage current , 2003, IEEE Electron Device Letters.
[69] Y. Toyoshima,et al. Three-dimensional stress engineering in FinFETs for mobility/on-current enhancement and gate current reduction , 2008, 2008 Symposium on VLSI Technology.
[70] C. H. Lee,et al. Record-high electron mobility in Ge n-MOSFETs exceeding Si universality , 2009, 2009 IEEE International Electron Devices Meeting (IEDM).
[71] D. Esseni,et al. Mobility Enhancement in Strained $n$ -FinFETs: Basic Insight and Stress Engineering , 2010, IEEE Transactions on Electron Devices.
[72] C. Jungemann,et al. Simulation of linear and nonlinear electron transport in homogeneous silicon inversion layers , 1993 .
[73] J. Knoch,et al. Impact of the dimensionality on the performance of tunneling FETs: Bulk versus one-dimensional devices , 2007 .
[74] R. Chau,et al. A 90-nm logic technology featuring strained-silicon , 2004, IEEE Transactions on Electron Devices.
[75] J. Robertson. High dielectric constant oxides , 2004 .
[76] M. Lundstrom,et al. Essential physics of carrier transport in nanoscale MOSFETs , 2002 .
[77] A. Ghetti,et al. Strained Si, Ge, andSi1−xGexalloys modeled with a first-principles-optimized full-zonek∙pmethod , 2006 .
[78] Y. Yeo,et al. Strained n-Channel FinFETs Featuring In Situ Doped Silicon–Carbon $(\hbox{Si}_{1 - y}\hbox{C}_{y})$ Source and Drain Stressors With High Carbon Content , 2008, IEEE Transactions on Electron Devices.
[79] L. Selmi,et al. Semi-classical transport modelling of CMOS transistors with arbitrary crystal orientations and strain engineering , 2009 .
[80] Andreas Schenk,et al. Advanced Physical Models for Silicon Device Simulation , 2004 .
[81] L. Selmi,et al. Simulation study of the on-current improvements in Ge and sGe versus Si and sSi nano-MOSFETs , 2010, 2010 International Electron Devices Meeting.
[82] Sadao Adachi,et al. Properties of Semiconductor Alloys , 2009 .
[83] D. Esseni,et al. Linear combination of bulk bands method for investigating the low-dimensional electron gas in nanostructured devices , 2005 .
[84] J. Hoyt,et al. Nanoscale stress analysis of strained-Si metal-oxide-semiconductor field-effect transistors by quantitative electron diffraction contrast imaging , 2005 .
[85] M. Lundstrom. Fundamentals of carrier transport , 1990 .
[86] S. Datta. Quantum Transport: Atom to Transistor , 2004 .
[87] Y. Zhang,et al. Fabrication and mobility characteristics of ultra-thin strained Si directly on insulator (SSDOI) MOSFETs , 2003, IEEE International Electron Devices Meeting 2003.
[88] G. Burbach,et al. Dual stress liner for high performance sub-45nm gate length SOI CMOS manufacturing , 2004, IEDM Technical Digest. IEEE International Electron Devices Meeting, 2004..
[89] D. Greenlaw,et al. Integration and optimization of embedded-sige, compressive and tensile stressed liner films, and stress memorization in advanced SOI CMOS technologies , 2005, IEEE InternationalElectron Devices Meeting, 2005. IEDM Technical Digest..
[90] R.H. Dennard,et al. Design Of Ion-implanted MOSFET's with Very Small Physical Dimensions , 1974, Proceedings of the IEEE.
[91] K. Boucart,et al. Double-Gate Tunnel FET With High-$\kappa$ Gate Dielectric , 2007, IEEE Transactions on Electron Devices.
[92] A. Gnudi,et al. Computational Study of the Ultimate Scaling Limits of CNT Tunneling Devices , 2008, IEEE Transactions on Electron Devices.
[93] On Surface Roughness Scattering-Limited Mobilities of Electrons and Holes in Biaxially Tensile-Strained Si MOSFETs , 2009, IEEE Electron Device Letters.
[94] L. Selmi,et al. Low field electron and hole mobility of SOI transistors fabricated on ultrathin silicon films for deep submicrometer technology application , 2001 .
[95] F. Hüe,et al. Direct mapping of strain in a strained silicon transistor by high-resolution electron microscopy. , 2008, Physical review letters.
[96] A. Abramo,et al. Modeling of electron mobility degradation by remote Coulomb scattering in ultrathin oxide MOSFETs , 2003 .
[97] Revised analysis of the mobility and ION degradation in high-κ gate stacks: Surface optical phonons vs. remote Coulomb scattering , 2008, ESSDERC 2008 - 38th European Solid-State Device Research Conference.
[98] M. Luisier,et al. Simulation of nanowire tunneling transistors: From the Wentzel–Kramers–Brillouin approximation to full-band phonon-assisted tunneling , 2010 .
[99] S. Takagi,et al. On the universality of inversion layer mobility in Si MOSFET's: Part I-effects of substrate impurity concentration , 1994 .
[100] G. Ghibaudo,et al. A Comparative Study of Surface-Roughness-Induced Variability in Silicon Nanowire and Double-Gate FETs , 2011, IEEE Transactions on Electron Devices.
[101] S. Takagi,et al. On the Universality of Inversion Layer Mobility in Si Mosfet's: Part 11-effects of Surface Orientation , 1994 .
[102] L. Selmi,et al. Physically based modeling of low field electron mobility in ultrathin single- and double-gate SOI n-MOSFETs , 2003 .
[103] J. Stathis,et al. Reliability projection for ultra-thin oxides at low voltage , 1998, International Electron Devices Meeting 1998. Technical Digest (Cat. No.98CH36217).
[104] G. Ghibaudo,et al. Impact of source to drain tunneling on the Ion/Ioff trade-off of alternative channel material MOSFETs , 2007, 2007 International Semiconductor Device Research Symposium.
[105] D. Kwong,et al. Investigation of performance limits of germanium double-gated MOSFETs , 2003, IEEE International Electron Devices Meeting 2003.
[106] P. Solomon,et al. Six-band k⋅p calculation of the hole mobility in silicon inversion layers: Dependence on surface orientation, strain, and silicon thickness , 2003 .
[107] Assessment of the Impact of Biaxial Strain on the Drain Current of Decanometric n-MOSFET , 2006, 2006 European Solid-State Device Research Conference.
[108] F. Andrieu,et al. Impact of SOI, Si1-xGexOI and GeOI substrates on CMOS compatible Tunnel FET performance , 2008, 2008 IEEE International Electron Devices Meeting.
[109] M. Fischetti. Monte Carlo simulation of transport in technologically significant semiconductors of the diamond and zinc-blende structures. I. Homogeneous transport , 1991 .
[110] M. De Michielis,et al. Analytical Models for the Insight Into the Use of Alternative Channel Materials in Ballistic nano-MOSFETs , 2007, IEEE Transactions on Electron Devices.
[111] S. Thompson,et al. Comparison of Uniaxial Wafer Bending and Contact-Etch-Stop-Liner Stress Induced Performance Enhancement on Double-Gate FinFETs , 2008, IEEE Electron Device Letters.
[112] D. Esseni,et al. Pseudo-spectral method for the modelling of quantization effects in nanoscale MOS transistors , 2010, 2010 International Conference on Simulation of Semiconductor Processes and Devices.
[113] M. Lundstrom,et al. Performance Comparison Between p-i-n Tunneling Transistors and Conventional MOSFETs , 2008, IEEE Transactions on Electron Devices.
[114] M. Pala,et al. Channel-Length Dependence of Low-Field Mobility in Silicon-Nanowire FETs , 2009, IEEE Electron Device Letters.
[115] A. Pacelli,et al. Self-consistent solution of the Schrodinger equation in semiconductor devices by implicit iteration , 1997 .
[116] Understanding the mobility reduction in MOSFETs featuring high-κ dielectrics , 2010 .
[117] A. Gnudi,et al. Investigation of the Transport Properties of Silicon Nanowires Using Deterministic and Monte Carlo Approaches to the Solution of the Boltzmann Transport Equation , 2008, IEEE Transactions on Electron Devices.
[118] F. Andrieu,et al. Effect of strain on the electron effective mobility in biaxially strained silicon inversion layers: An experimental and theoretical analysis via atomic force microscopy measurements and Kubo-Greenwood mobility calculations , 2008 .
[119] Gerhard Klimeck,et al. Single and multiband modeling of quantum electron transport through layered semiconductor devices , 1997 .
[120] J. Knoch,et al. Modeling of High-Performance p-Type III–V Heterojunction Tunnel FETs , 2010, IEEE Electron Device Letters.
[121] C. Fiegna,et al. Revised stability analysis of the nonlinear Poisson scheme in self-consistent Monte Carlo device simulations , 2006, IEEE Transactions on Electron Devices.
[122] E. Kane,et al. Energy band structure in p-type germanium and silicon , 1956 .
[123] B. Sorée,et al. Quantum transport in a nanosize double-gate metal-oxide-semiconductor field-effect transistor , 2004 .
[124] Fully self-consistent k · p solver and Monte Carlo simulator for hole inversion layers , 2008, ESSDERC 2008 - 38th European Solid-State Device Research Conference.
[125] W. Haensch,et al. On the Possibility of Obtaining MOSFET-Like Performance and Sub-60-mV/dec Swing in 1-D Broken-Gap Tunnel Transistors , 2010, IEEE Transactions on Electron Devices.
[126] T. Manku,et al. Valence energy‐band structure for strained group‐IV semiconductors , 1993 .
[127] J. Appenzeller,et al. Band-to-band tunneling in carbon nanotube field-effect transistors. , 2004, Physical review letters.
[128] G. Dresselhaus,et al. Cyclotron Resonance of Electrons and Holes in Silicon and Germanium Crystals , 1955 .
[129] J. Welser,et al. Strain dependence of the performance enhancement in strained-Si n-MOSFETs , 1994, Proceedings of 1994 IEEE International Electron Devices Meeting.
[130] S. Thompson,et al. Uniaxial-process-induced strained-Si: extending the CMOS roadmap , 2006, IEEE Transactions on Electron Devices.
[131] Yee-Chia Yeo,et al. Drive-Current Enhancement in FinFETs Using Gate-Induced Stress , 2006, IEEE Electron Device Letters.
[132] K. Saraswat,et al. Double-Gate Strained-Ge Heterostructure Tunneling FET (TFET) With record high drive currents and ≪60mV/dec subthreshold slope , 2008, 2008 IEEE International Electron Devices Meeting.
[133] V. Kilchytska,et al. Carrier Mobility in Undoped Triple-Gate FinFET Structures and Limitations of Its Description in Terms of Top and Sidewall Channel Mobilities , 2008, IEEE Transactions on Electron Devices.
[134] G.E. Moore,et al. Cramming More Components Onto Integrated Circuits , 1998, Proceedings of the IEEE.
[135] K. Banerjee,et al. Steep Subthreshold Slope n- and p-Type Tunnel-FET Devices for Low-Power and Energy-Efficient Digital Circuits , 2009, IEEE Transactions on Electron Devices.
[136] The Linear Combination of Bulk Bands-Method for Electron and Hole Subband Calculations in Strained Silicon Films and Surface Layers , 2009, 2009 13th International Workshop on Computational Electronics.
[137] L. Selmi,et al. Strain-Induced Performance Improvements in InAs Nanowire Tunnel FETs , 2012, IEEE Transactions on Electron Devices.
[138] T. Hiramoto,et al. Mobility and threshold-voltage comparison between [110]- and (100)-oriented ultrathin-body silicon MOSFETs , 2006, IEEE Transactions on Electron Devices.
[139] S. Takagi,et al. Comprehensive understanding of surface roughness and Coulomb scattering mobility in biaxially-strained Si MOSFETs , 2008, 2008 IEEE International Electron Devices Meeting.
[140] T. Bahder. Eight-bandk⋅pmodel of strained zinc-blende crystals , 1990 .
[141] B. Ridley. Quantum Processes in Semiconductors , 1982 .
[142] J. Welser,et al. NMOS and PMOS transistors fabricated in strained silicon/relaxed silicon-germanium structures , 1992, 1992 International Technical Digest on Electron Devices Meeting.
[143] M. Saitoh,et al. Carrier Transport in (110) nMOSFETs: Subband Structures, Non-Parabolicity, Mobility Characteristics, and Uniaxial Stress Engineering , 2006, 2006 International Electron Devices Meeting.
[144] C. Mead,et al. Fundamental limitations in microelectronics—I. MOS technology , 1972 .
[145] L. Selmi,et al. Understanding quasi-ballistic transport in nano-MOSFETs: part I-scattering in the channel and in the drain , 2005, IEEE Transactions on Electron Devices.
[146] D. Roessler,et al. Infrared reflectance of single crystal tetragonal GeO2 , 1972 .
[147] J. Larson,et al. Overview and status of metal S/D Schottky-barrier MOSFET technology , 2006, IEEE Transactions on Electron Devices.
[148] S. Laux,et al. Monte Carlo analysis of electron transport in small semiconductor devices including band-structure and space-charge effects. , 1988, Physical review. B, Condensed matter.
[149] Theory of the motion at the band crossing points in bulk semiconductor crystals and in inversion layers , 2009 .
[150] Jerry R. Meyer,et al. Band parameters for III–V compound semiconductors and their alloys , 2001 .