Turbo Tester – diagnostic package for research and training
暂无分享,去创建一个
Artur Jutman | Raimund Ubar | Margit Aarna | Eero Ivask | E. Orasson | Jaan Raik | V. Vislogubov | Wuttke H.-D.
[1] Raimund Ubar,et al. Test cost minimization for hybrid BIST , 2000, Proceedings IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems.
[2] Raimund Ubar,et al. HIERARCHICAL TEST GENERATION FOR DIGITAL SYSTEMS , 1998 .
[3] Raimund Ubar,et al. Comparison of Genetic and Random Techniques for Test Pattern Generation , 1998 .
[4] Raimund Ubar,et al. Turbo Tester: A CAD System for Teaching Digital Test , 1998 .
[5] R. Ubar,et al. Hierarchical defect-oriented fault simulation for digital circuits , 2000, Proceedings IEEE European Test Workshop.
[6] F. Brglez,et al. A neutral netlist of 10 combinational benchmark circuits and a target translator in FORTRAN , 1985 .
[7] Raimund Ubar,et al. Design error diagnosis in digital circuits with stuck-at fault model , 2000 .
[8] A. Jutman,et al. SSBDDs: Advantageous Model and Efficient Algori- thms for Digital Circuit Modeling, Simulation & Test , 2002 .