Design and Implementation of NFC Smart Card SoC with eSTT-MRAM IP

In this paper, an eSTT-MRAM-based NFC (Near Field Communication) Smart Card SoC (system-on-chip) architecture compatible with ISO/IEC 14443-A is proposed. ARM SC100 processor is adopted in the SoC, and the system integrates ISO/IEC 14443-A digital baseband controller, clock management module, AES coprocessor and eSTT-MRAM IP, which are connected by the AMBA™ 2.0 bus. The SoC chip is fabricated with SMIC 40nm CMOS technology with an area of 4035.8µm × 2217.4µm. The equivalence gate counts except 4Mb eSTT-MRAM IP are about 600K gates of standard cell, and the average power consumption is 20.1mW@13.56MHz. Measurement results show that the proposed SoC can correctly handle all expected command operations and the technique standards on ISO/IEC 14443-A can be well satisfied.

[1]  K. Takeyasu,et al.  An analysis of consumer attitudes to IC cards , 2010, The 40th International Conference on Computers & Indutrial Engineering.

[2]  Wira Firdaus Hj Yaakob,et al.  Smart card chip design implementation on ARM processor-based FPGA , 2014, 2014 IEEE 3rd Global Conference on Consumer Electronics (GCCE).

[3]  Deming Wang,et al.  A Highly Stable and Reliable 13.56-MHz RFID Tag IC for Contactless Payment , 2015, IEEE Transactions on Industrial Electronics.

[4]  Yiran Chen,et al.  RAM and TCAM designs by using STT-MRAM , 2016, 2016 16th Non-Volatile Memory Technology Symposium (NVMTS).

[5]  Xiangmin Zhang,et al.  A High Performance Encryption System Based on AES Algorithm with Novel Hardware Implementation , 2018, 2018 IEEE International Conference on Electron Devices and Solid State Circuits (EDSSC).