HEX: scaling honeycombs is easier than scaling clock trees
暂无分享,去创建一个
Matthias Függer | Christoph Lenzen | Danny Dolev | Ulrich Schmid | Martin Perner | D. Dolev | C. Lenzen | Matthias Függer | U. Schmid | Martin Perner
[1] Leonard R. Marino,et al. General theory of metastable operation , 1981, IEEE Transactions on Computers.
[2] A.P. Chandrakasan,et al. Active GHz clock network using distributed PLLs , 2000, IEEE Journal of Solid-State Circuits.
[3] Teresa H. Meng,et al. Supply noise and CMOS synchronization errors , 1995 .
[4] Matthias Függer,et al. How to Speed-Up Fault-Tolerant Clock Generation in VLSI Systems-on-Chip via Pipelining , 2009, 2010 European Dependable Computing Conference.
[5] Kang Lee,et al. IEEE 1588 standard for a precision clock synchronization protocol for networked measurement and control systems , 2002, 2nd ISA/IEEE Sensors for Industry Conference,.
[6] Matthias Függer,et al. Reconciling fault-tolerant distributed computing and systems-on-chip , 2011, Distributed Computing.
[7] Rajeev Murgai,et al. Analyzing Timing Uncertainty in Mesh-based Clock Architectures , 2006, Proceedings of the Design Automation & Test in Europe Conference.
[8] Ran Ginosar,et al. Timing measurements of synchronization circuits , 2003, Ninth International Symposium on Asynchronous Circuits and Systems, 2003. Proceedings..
[9] David J. Kinniment,et al. Synchronization circuit performance , 2002 .
[10] Christoph Lenzen,et al. Tight bounds for clock synchronization , 2010, JACM.
[11] Andreas Steininger,et al. Rigorously modeling self-stabilizing fault-tolerant circuits: An ultra-robust clocking scheme for systems-on-chip☆ , 2014, J. Comput. Syst. Sci..
[12] Rama S. Bhamidipati,et al. Challenges and Methodologies for Implementing High-Performance Network Processors , 2002 .
[13] Matthias Függer,et al. Fault-Tolerant Algorithms for Tick-Generation in Asynchronous Logic: Robust Pulse Generation - [Extended Abstract] , 2011, SSS.
[14] Cecilia Metra,et al. Implications of clock distribution faults and issues with screening them during manufacturing testing , 2004, IEEE Transactions on Computers.
[15] David G. Messerschmitt,et al. Synchronization in Digital System Design , 1990, IEEE J. Sel. Areas Commun..
[16] Christoph Lenzen,et al. Fault-tolerant algorithms for tick-generation in asynchronous logic , 2011, SSS.
[17] Luciano Lavagno,et al. Logic Synthesis for Asynchronous Controllers and Interfaces , 2002 .
[18] Daniel Marcos Chapiro,et al. Globally-asynchronous locally-synchronous systems , 1985 .
[19] Edsger W. Dijkstra,et al. Self-stabilizing systems in spite of distributed control , 1974, CACM.
[20] Cliff C. N. Sze. ISPD 2010 high performance clock network synthesis contest: benchmark suite and results , 2010, ISPD '10.
[21] Mónico Linares Aranda,et al. Interconnected rings and oscillators as gigahertz clock distribution nets , 2003, GLSVLSI '03.
[22] Ivan E. Sutherland,et al. Micropipelines , 1989, Commun. ACM.
[23] Simon W. Moore,et al. Self-timed circuitry for global clocking , 2005, 11th IEEE International Symposium on Asynchronous Circuits and Systems.
[24] Jean-Michel Chabloz,et al. Globally-Ratiochronous, Locally-Synchronous Systems , 2012 .
[25] Thomas Polzer,et al. A Metastability-Free Multi-synchronous Communication Scheme for SoCs , 2009, SSS.
[26] D. J. Kinniment. Synchronization and Arbitration in Digital Systems , 2008 .
[27] Christoph Lenzen,et al. Byzantine Self-Stabilizing Clock Distribution with HEX: Implementation, Simulation, Clock Multiplication , 2013 .
[28] Gérard Scorletti,et al. A clock network of distributed ADPLLs using an asymmetric comparison strategy , 2010, Proceedings of 2010 IEEE International Symposium on Circuits and Systems.
[29] C. Dike,et al. Miller and noise effects in a synchronizing flip-flop , 1999 .
[30] Andreas Steininger,et al. VLSI Implementation of a Distributed Algorithm for Fault-Tolerant Clock Generation , 2011, J. Electr. Comput. Eng..
[31] Dongjin Lee,et al. Low-power clock trees for CPUs , 2010, 2010 IEEE/ACM International Conference on Computer-Aided Design (ICCAD).
[32] Jennifer L. Welch,et al. Closed form bounds for clock synchronization under simple uncertainty assumptions , 2001, Inf. Process. Lett..
[33] K.A. Jenkins,et al. A clock distribution network for microprocessors , 2000, 2000 Symposium on VLSI Circuits. Digest of Technical Papers (Cat. No.00CH37103).
[34] M. Swaminathan,et al. A multi-PLL clock distribution architecture for gigascale integration , 2001, Proceedings IEEE Computer Society Workshop on VLSI 2001. Emerging Technologies for VLSI Systems.
[35] Guy Lemieux,et al. A Survey and Taxonomy of GALS Design Styles , 2007, IEEE Design & Test of Computers.
[36] Matthias Függer,et al. How to Speed-Up Fault-Tolerant Clock Generation in VLSI Systems-on-Chip via Pipelining , 2010, 2010 European Dependable Computing Conference.
[37] Dongjin Lee,et al. Multilevel tree fusion for robust clock networks , 2011, 2011 IEEE/ACM International Conference on Computer-Aided Design (ICCAD).
[38] Rupesh S. Shelar. Routing With Constraints for Post-Grid Clock Distribution in Microprocessors , 2010, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.
[39] Rajeev Murgai,et al. Clock distribution architectures: a comparative study , 2006, 7th International Symposium on Quality Electronic Design (ISQED'06).
[40] Eby G. Friedman,et al. Clock distribution networks in synchronous digital integrated circuits , 2001, Proc. IEEE.