Complete FPGA Implemented Evolvable Image Filters

This paper describes a complete FPGA implemented intrinsic evolvable system which is employed as a novel approach to automatic design of spatial image filters for two given types of noise. The genotype-phenotype representation of the proposed evolvable system is inspired by the Cartesian Genetic Programming and the function level evolution. The innovative feature of the proposed system is that the whole evolvable system which consists of evolutionary algorithm unit, fitness value calculation unit and reconfigurable function elements array is realized in a same FPGA. A commercial and current FPGA card: Celoxica RC1000 PCI board with a Xilinx Virtex xcv2000E FPGA is employed as our hardware platform. The main motive of our research is to design a general, simple and fast virtual reconfigurable hardware platform with powerful computation ability to achieve intrinsic evolution. The experiment results show that a spatial image filter can be evolved in less than 71 seconds.

[1]  Abbes Amira,et al.  Accelerating matrix product on reconfigurable hardware for image processing applications , 2005 .

[2]  Kyrre Glette,et al.  A Flexible On-Chip Evolution System Implemented on a Xilinx Virtex-II Pro Device , 2005, ICES.

[3]  Yang Zhang,et al.  Digital circuit design using intrinsic evolvable hardware , 2004, Proceedings. 2004 NASA/DoD Conference on Evolvable Hardware, 2004..

[4]  Peter Martin,et al.  A Hardware Implementation of a Genetic Programming System Using FPGAs and Handel-C , 2001, Genetic Programming and Evolvable Machines.

[5]  Tughrul Arslan,et al.  2003 NASA/DoD Conference on Evolvable Hardware , 2002, NASA/DoD Conference on Evolvable Hardware, 2003. Proceedings..

[6]  Andrew M. Tyrrell,et al.  The Intrinsic Evolution of Virtex Devices Through Internet Reconfigurable Logic , 2000, ICES.

[7]  TomasM art ´ inek.  An Evolvable Image Filter: Experimental Evaluation of a Complete Hardware Implementation in FPGA , 2005 .

[8]  Stephen Wolfram,et al.  Universality and complexity in cellular automata , 1983 .

[9]  Lukás Sekanina,et al.  On routine implementation of virtual evolvable devices using COMBO6 , 2004, Proceedings. 2004 NASA/DoD Conference on Evolvable Hardware, 2004..

[10]  Gunnar Tufte,et al.  Prototyping a GA Pipeline for complete hardware evolution , 1999, Proceedings of the First NASA/DoD Workshop on Evolvable Hardware.

[11]  Lukás Sekanina,et al.  Intrinsic Evolution of Sorting Networks: A Novel Complete Hardware Implementation for FPGAs , 2005, ICES.

[12]  Isamu Kajitani,et al.  Hardware Evolution at Function Level , 1996, PPSN.

[13]  Lukás Sekanina.  Virtual Reconfigurable Circuits for Real-World Applications of Evolvable Hardware , 2003, ICES.

[14]  Lukás Sekanina,et al.  Image Filter Design with Evolvable Hardware , 2002, EvoWorkshops.

[15]  Julian Francis Miller,et al.  Cartesian genetic programming , 2000, GECCO '10.

[16]  Venkatesan Muthukumar,et al.  Image processing algorithms on reconfigurable architecture using HandelC , 2004 .