Implementing Parallel Counters with Four-Valued Threshold Logic
暂无分享,去创建一个
[1] Caxton C. Foster,et al. Counting Responders in an Associative Memory , 1971, IEEE Transactions on Computers.
[2] J. K. Newton. An implementation of the stefanelli multi-valued parallel divider array , 1976 .
[3] C.A.T. Salama,et al. Realization of a multivalued integrated injection logic (MI/sup 2/L) full adder , 1977, IEEE Journal of Solid-State Circuits.
[4] T. C. Chen,et al. Multiple Addition by Residue Threshold Functions and Their Representation by Array Logic , 1973, IEEE Transactions on Computers.
[5] Earl E. Swartzlander. Parallel Counters , 1973, IEEE Transactions on Computers.
[6] Earl E. Swartzlander. The Quasi-Serial Multiplier , 1973, IEEE Transactions on Computers.
[7] T.T. Dao. Threshold I/sup 2/L and its applications to binary symmetric functions and multivalued logic , 1977, IEEE Journal of Solid-State Circuits.
[8] R. H. S. Riordan,et al. TheUseofAnalog Techniques inBinary Arithmetic Units , 1965 .
[9] ANTONIN SVOBODA. Adder With Distributed Control , 1970, IEEE Transactions on Computers.
[10] A. E. Cosand. A very high speed low power bipolar integrated circuit process , 1973 .
[11] D. Breuer. Applications of low-level differential logic , 1975 .
[12] R. H. S. Riordan,et al. The Use of Analog Techniques in Binary Arithmetic Units , 1965, IEEE Trans. Electron. Comput..
[13] Paul A. Wintz,et al. Fast Multipliers , 1970, IEEE Transactions on Computers.