Copper as the future interconnection material

Cu film was evaluated as a candidate for future interconnection. As the device dimensions are scaled below 0.5 mu m, the RC time constant of interconnection becomes a major part of the total delay. By reducing the resistivity of interconnect, the operating speed can be increased by more than 20% without any change in design rule. An electroless deposition process is proposed to solve the Cu patterning difficulty. Patterns of 2.0- mu m pitch were achieved with this process. Copper contamination was addressed, and dielectric films such as silicon oxynitride and silicon nitride were shown to be effective in stopping Cu diffusion. The authors also investigated Cu corrosion. By coating a thin Ni film on Cu they reduced the corrosion from 0.2 mu m/h to less than 0.05 mu m/h at 100 degrees C in 1-mol/1 KCl solution.<<ETX>>

[1]  D. Pramanik,et al.  A high reliability metallization system for a double metal 1.5 mu m CMOS process , 1988, 1988. Proceedings., Fifth International IEEE VLSI Multilevel Interconnection Conference.

[2]  T. Kwok,et al.  Effects of linelength and bend structure on electromigration lifetime in Al-Cu submicron interconnects , 1988, 1988. Proceedings., Fifth International IEEE VLSI Multilevel Interconnection Conference.

[3]  C. Ting,et al.  Selective Electroless Metal Deposition for Via Hole Filling in VLSI Multilevel Interconnection Structures , 1989 .