Short Channel Output Conductance Enhancement Through Forward Body Biasing to Realize a 0.5 V 250 $\upmu \text{W}$ 0.6–4.2 GHz Current-Reuse CMOS LNA

This work examines the use of a forward body biasing (FBB) scheme to mitigate output conductance degradation due to short channel effects in ultra-low voltage (ULV) circuits with no additional power consumption. It is shown that FBB boosts the output resistance of a transistor such that the intrinsic gain reduction due to low-supply voltages can be compensated. This technique is then used to implement a low-noise amplifier (LNA) tailored for ultra-low power (ULP) and ULV applications. The proposed LNA uses common-gate (CG) NMOS transistors as input devices in a complementary current-reuse structure. Low-power input matching is achieved by employing an active shunt-feedback architecture while the current of the feedback stage is also reused by the input transistor. Moreover, a separate FBB scheme is exploited to tune the feedback coefficient. An inductive gm-boosting technique is used to increase the bandwidth of the LNA without additional power consumption. The proposed LNA is implemented in an IBM 0.13 μm 1P8M CMOS technology and occupies 0.39 mm2. The measured LNA has a 14 dB gain, 4 dB minimum noise figure, IIP3 of -10 dBm, and 0.6-4.2 GHz bandwidth, while consuming only 500 μA from a 0.5 V supply. The LNA operates with supplies as low as 0.4 V while maintaining good performance.

[1]  Jyh-Chyurn Guo,et al.  Ultra-low voltage and low power UWB CMOS LNA using forward body biases , 2013, 2013 IEEE Radio Frequency Integrated Circuits Symposium (RFIC).

[2]  Y.-S. Lin,et al.  0.99 mW 3-10 GHz common-gate CMOS UWB LNA using T-match input network and self-body-bias technique , 2011 .

[3]  P. Heydari,et al.  A Novel Ultra-Low Power (ULP) Low Noise Amplifier using Differential Inductor Feedback , 2006, 2006 Proceedings of the 32nd European Solid-State Circuits Conference.

[4]  Edgar Sánchez-Sinencio,et al.  An Energy-Efficient Time-Domain Asynchronous 2 b/Step SAR ADC With a Hybrid R-2R/C-3C DAC Structure , 2014, IEEE Journal of Solid-State Circuits.

[5]  R. A. Baki,et al.  Distortion in RF CMOS short-channel low-noise amplifiers , 2005, IEEE Transactions on Microwave Theory and Techniques.

[6]  S.S. Taylor,et al.  A 5GHz resistive-feedback CMOS LNA for low-cost multi-standard applications , 2006, 2006 IEEE International Solid State Circuits Conference - Digest of Technical Papers.

[7]  Mourad N. El-Gamal,et al.  A 0.4V ultra low-power UWB CMOS LNA employing noise cancellation , 2013, 2013 IEEE International Symposium on Circuits and Systems (ISCAS2013).

[8]  Sang-Gug Lee,et al.  An ultra-wideband CMOS low noise amplifier for 3-5-GHz UWB system , 2005, IEEE Journal of Solid-State Circuits.

[9]  Marvin Onabajo,et al.  Linearization of subthreshold low-noise amplifiers , 2013, 2013 IEEE International Symposium on Circuits and Systems (ISCAS2013).

[10]  Yi Ding,et al.  Multi-Port UHF RFID tag antenna for enhanced energy harvesting of self-powered wireless sensors , 2014, 2014 IEEE MTT-S International Microwave Symposium (IMS2014).

[11]  Huailin Liao,et al.  0.5 V ultra-low power wideband LNA with forward body bias technique , 2009 .

[12]  P. Francis,et al.  Effect of body-to-source bias on the analog characteristics of 0.35 /spl mu/m partially depleted SOI CMOS for low-voltage low-power mixed-mode applications , 1998, 1998 IEEE International SOI Conference Proceedings (Cat No.98CH36199).

[13]  Antonio Liscidini,et al.  Analysis and Design of Configurable LNAs in Feedback Common-Gate Topologies , 2008, IEEE Transactions on Circuits and Systems II: Express Briefs.

[14]  Mourad N. El-Gamal,et al.  A Sub-mW, Ultra-Low-Voltage, Wideband Low-Noise Amplifier Design Technique , 2015, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[15]  L. Larson,et al.  Modified derivative superposition method for linearizing FET low-noise amplifiers , 2004, IEEE Transactions on Microwave Theory and Techniques.

[16]  Jean-Michel Fournier,et al.  A Low Power Inductorless LNA With Double ${\rm G} _{\rm m}$ Enhancement in 130 nm CMOS , 2012, IEEE Journal of Solid-State Circuits.

[17]  J. Laskar,et al.  Resistive-Feedback CMOS Low-Noise Amplifiers for Multiband Applications , 2008, IEEE Transactions on Microwave Theory and Techniques.

[18]  Fan Zhang,et al.  A Batteryless 19 $\mu$W MICS/ISM-Band Energy Harvesting Body Sensor Node SoC for ExG Applications , 2013, IEEE Journal of Solid-State Circuits.

[19]  Zahra Safarian,et al.  Wirelessly Powered Passive Systems With Dynamic Energy Storage Mechanism , 2014, IEEE Transactions on Microwave Theory and Techniques.

[20]  Christian Enz,et al.  Charge-Based MOS Transistor Modeling: The EKV Model for Low-Power and RF IC Design , 2006 .

[21]  Gerald Holweg,et al.  An Electro-Magnetic Energy Harvesting System With 190 nW Idle Mode Power Consumption for a BAW Based Wireless Sensor Node , 2011, IEEE Journal of Solid-State Circuits.

[22]  R.W. Brodersen,et al.  Design of a Sub-mW 960-MHz UWB CMOS LNA , 2006, IEEE Journal of Solid-State Circuits.

[23]  Calvin Plett,et al.  RF circuit implications of moderate inversion enhanced linear region in MOSFETs , 2004, IEEE Transactions on Circuits and Systems I: Regular Papers.

[24]  E. Vittoz,et al.  Charge-Based MOS Transistor Modeling , 2006 .

[25]  Fernando Silveira,et al.  MOST Moderate–Weak-Inversion Region as the Optimum Design Zone for CMOS 2.4-GHz CS-LNAs , 2014, IEEE Transactions on Microwave Theory and Techniques.

[26]  Jenn-Hwan Tarng,et al.  A Low-Power Self-Forward-Body-Bias CMOS LNA for 3–6.5-GHz UWB Receivers , 2010, IEEE Microwave and Wireless Components Letters.

[27]  Liguo Sun,et al.  0.4 mw wideband lna with double g m enhancement and feed-forward noise cancellation , 2014 .

[28]  R. Mahnkopf,et al.  CMOS with active well bias for low-power and RF/analog applications , 2000, 2000 Symposium on VLSI Technology. Digest of Technical Papers (Cat. No.00CH37104).

[29]  C. Vollaire,et al.  Strategy for Microwave Energy Harvesting From Ambient Field or a Feeding Source , 2012, IEEE Transactions on Power Electronics.

[30]  Abdolreza Nabavi,et al.  Improved derivative superposition scheme for simultaneous second- and third-order distortion cancellation in LNAs , 2009 .

[31]  François Belmas,et al.  A Low Power Inductorless LNA With Double Gm Enhancement in 130 nm CMOS , 2012, RFIC 2012.