Combination of instruction set simulation and abstract RTOS model execution for fast and accurate target software evaluation

Instruction set simulation and real time operating system modeling have become important issues for the design of distributed embedded systems. This paper presents a holistic approach to simulate a distributed, embedded system that includes target software, processing units, and abstract RTOS within a virtual prototype environment. The processing unit is modeled by an ISS, which is embedded in a SystemC environment to allow the integration into a platform model. In comparison to existing approaches, the RTOS is not directly running on the ISS but outsourced and replaced by an RTOS model. This step strongly reduces simulation time since the execution on the ISS is much more time consuming in contrast to the execution on the host processor. The results show the theoretical and measured performance gain depending on the RTOS scheduler and task switching.

[1]  Lei Gao,et al.  HySim: A fast simulation framework for embedded software development , 2007, 2007 5th IEEE/ACM/IFIP International Conference on Hardware/Software Codesign and System Synthesis (CODES+ISSS).

[2]  Jean Paul Calvez,et al.  A generic RTOS model for real-time systems simulation with systemC , 2004, Proceedings Design, Automation and Test in Europe Conference and Exhibition.

[3]  Luca Benini,et al.  SystemC Cosimulation and Emulation of Multiprocessor SoC Designs , 2003, Computer.

[4]  Wei-Tsun Sun,et al.  Modeling RTOS for Reactive Embedded Systems , 2007, 20th International Conference on VLSI Design held jointly with 6th International Conference on Embedded Systems (VLSID'07).

[5]  Kingshuk Karuri,et al.  A SW performance estimation framework for early system-level-design using fine-grained instrumentation , 2006, Proceedings of the Design Automation & Test in Europe Conference.

[6]  G. Nicolescu,et al.  Multiple SimpleScalar processors, with introspection, under SystemC , 2003, 2003 46th Midwest Symposium on Circuits and Systems.

[7]  Franco Fummi,et al.  A timing-accurate HW/SW cosimulation of an ISS with SystemC , 2004, International Conference on Hardware/Software Codesign and System Synthesis, 2004. CODES + ISSS 2004..

[8]  Soonhoi Ha,et al.  Virtual synchronization for fast distributed cosimulation of dataflow task graphs , 2002, 15th International Symposium on System Synthesis, 2002..

[9]  Soonhoi Ha,et al.  Fast and Accurate Cosimulation of MPSoC Using Trace-Driven Virtual Synchronization , 2007, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[10]  Soonhoi Ha,et al.  Trace-driven HW/SW cosimulation using virtual synchronization technique , 2005, Proceedings. 42nd Design Automation Conference, 2005..

[11]  G. Braun,et al.  A universal technique for fast and flexible instruction-set architecture simulation , 2002, Proceedings 2002 Design Automation Conference (IEEE Cat. No.02CH37324).

[12]  Kingshuk Karuri,et al.  Fine-grained application source code profiling for ASIP design , 2005, Proceedings. 42nd Design Automation Conference, 2005..

[13]  Daniel Gajski,et al.  Cycle-approximate Retargetable Performance Estimation at the Transaction Level , 2008, 2008 Design, Automation and Test in Europe.

[14]  Rainer Leupers,et al.  A universal technique for fast and flexible instruction-set architecture simulation , 2002, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[15]  Todd M. Austin,et al.  SimpleScalar: An Infrastructure for Computer System Modeling , 2002, Computer.

[16]  Yongxin Zhu,et al.  An Inter-Core Communication Enabled Multi-Core Simulator Based on SimpleScalar , 2007, 21st International Conference on Advanced Information Networking and Applications Workshops (AINAW'07).

[17]  Andreas Gerstlauer,et al.  RTOS scheduling in transaction level models , 2003, First IEEE/ACM/IFIP International Conference on Hardware/ Software Codesign and Systems Synthesis (IEEE Cat. No.03TH8721).

[18]  César A. M. Marcon,et al.  Scheduling refinement in abstract RTOS models , 2006, TECS.

[19]  Massimo Poncino,et al.  Native ISS-SystemC integration for the co-simulation of multi-processor SoC , 2004, Proceedings Design, Automation and Test in Europe Conference and Exhibition.

[20]  Andreas Gerstlauer,et al.  RTOS modeling for system level design , 2003, 2003 Design, Automation and Test in Europe Conference and Exhibition.

[21]  Sorin A. Huss,et al.  Real-Time Operating System Services for Realistic SystemC Simulation Models of Embedded Systems , 2004, FDL.

[22]  Soonhoi Ha,et al.  Virtual synchronization technique with OS modeling for fast and time-accurate cosimulation , 2003, First IEEE/ACM/IFIP International Conference on Hardware/ Software Codesign and Systems Synthesis (IEEE Cat. No.03TH8721).

[23]  Jan Madsen,et al.  A System C-Based Abstract Real-Time Operating System Model for Multiprocessor Systems-on-Chips , 2005 .

[24]  Yoshinori Takeuchi,et al.  RTK-Spec TRON: a simulation model of an ITRON based RTOS kernel in SystemC , 2005, Design, Automation and Test in Europe.

[25]  Wolfgang Rosenstiel,et al.  High-performance timing simulation of embedded software , 2008, 2008 45th ACM/IEEE Design Automation Conference.

[26]  Eugenio Villar,et al.  RTOS modeling in SystemC for real-time embedded SW simulation: A POSIX model , 2005, Des. Autom. Embed. Syst..