An in-band reconfigurable network node based on a heterogeneous platform
暂无分享,去创建一个
Ulrich Heinkel | Erik Markert | Axel Schneider | Enrico Billich | Claudia Tischendorf | Joachim Knäblein | Uwe Proß | Thilo Leibelt
[1] Frank Vahid,et al. Using on-chip configurable logic to reduce embedded system software energy , 2002, Proceedings. 10th Annual IEEE Symposium on Field-Programmable Custom Computing Machines.
[2] N. Voros,et al. Dynamic System Reconfiguration in Heterogeneous Platforms: The MORPHEUS Approach , 2009 .
[3] Ulrich Heinkel,et al. Design and Implementation of a Multi-Core Architecture for Overhead Processing in Optical Transport Networks , 2005, ReCoSoC.
[4] Jan Langer,et al. Demonstration of an in-band reconfiguration data distribution and network node reconfiguration , 2010, 2010 Design, Automation & Test in Europe Conference & Exhibition (DATE 2010).
[5] Peter M. Athanas,et al. A versatile framework for FPGA field updates: an application of partial self-reconfiguration , 2003, 14th IEEE International Workshop on Rapid Systems Prototyping, 2003. Proceedings..
[6] Andrea Lodi,et al. A dynamically adaptive DSP for heterogeneous reconfigurable platforms , 2007, 2007 Design, Automation & Test in Europe Conference & Exhibition.
[7] Shigeru Okuma,et al. Dynamic reconfiguration for the common key encryption using FPGA , 2002, 2002 IEEE International Conference on Field-Programmable Technology, 2002. (FPT). Proceedings..
[8] Ulrich Rückert,et al. Dynamic Reconfiguration of Real-Time Network Interfaces , 2004, Parallel Computing in Electrical Engineering, 2004. International Conference on.
[9] Scott Hauck,et al. Reconfigurable computing: a survey of systems and software , 2002, CSUR.
[10] Walter Stechele,et al. Using Partial-Run-Time Reconfigurable Hardware to accelerate Video Processing in Driver Assistance System , 2007, 2007 Design, Automation & Test in Europe Conference & Exhibition.
[11] Manfred Glesner,et al. Design and evaluation of an energy-efficient dynamically reconfigurable architecture for wireless sensor nodes , 2009, 2009 International Conference on Field Programmable Logic and Applications.
[12] Nikolaos S. Voros,et al. Dynamic System Reconfiguration in Heterogeneous Platforms , 2009 .
[13] Ulrich Heinkel,et al. Ethernet Based In-Service Reconfiguration of SoCs in Telecommunication Networks , 2007 .
[14] Jürgen Becker,et al. An FPGA run-time system for dynamical on-demand reconfiguration , 2004, 18th International Parallel and Distributed Processing Symposium, 2004. Proceedings..
[15] John W. Lockwood,et al. Dynamic hardware plugins in an FPGA with partial run-time reconfiguration , 2002, DAC '02.
[16] P. Muralidhar,et al. Reconfigurable wireless sensor network node based on Nios core , 2008, 2008 Fourth International Conference on Wireless Communication and Sensor Networks.
[17] Ulrich Heinkel,et al. Adaptive architectures for an OTN processor: reducing design costs through reconfigurability and multiprocessing , 2004, CF '04.
[18] Jürgen Becker,et al. An industrial/academic configurable system-on-chip project (CSoC): coarse-grain XPP-/Leon-based architecture integration , 2003, 2003 Design, Automation and Test in Europe Conference and Exhibition.