Dynamic state and objective learning for sequential circuit automatic test generation using recomposition equivalence

Automatic test pattern generation (ATPG) for sequential circuits involves making decisions in the state and combinational search spaces defined by a sequential circuit. The search spaces are exponential in the memory elements and primary inputs, respectively, making exhaustive search impractical. Since the circuit topology does not change, ATPG search for different faults may share identical decision spaces. However, existing sequential circuit ATPG algorithms are not capable of recognizing identical search decision spaces. Consequently, they reenter previously-explored decision spaces. We propose a dynamic learning algorithm that identifies previously-explored decision spaces during reverse-time sequential circuit test generation based on decomposition equivalences. This algorithm runs two and 3.3 times faster than GENTEST and HITEC, respectively, on the 1989 ISCAS benchmarks, compresses 24% of the learned information and identifies 85% of all previously-explored decision spaces by state covering. We provide theorems with proofs, examples and results.<<ETX>>

[1]  David Bryan,et al.  Combinational profiles of sequential benchmark circuits , 1989, IEEE International Symposium on Circuits and Systems,.

[2]  Alberto L. Sangiovanni-Vincentelli,et al.  Test generation for sequential circuits , 1988, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[3]  Srinivas Devadas,et al.  Test generation for highly sequential circuits , 1989, 1989 IEEE International Conference on Computer-Aided Design. Digest of Technical Papers.

[4]  M. Ray Mercer,et al.  A Topological Search Algorithm for ATPG , 1987, 24th ACM/IEEE Design Automation Conference.

[5]  Fabio Somenzi,et al.  Redundancy identification/removal and test generation for sequential circuits using implicit state enumeration , 1993, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[6]  Ralph A. Marlett An Effective Test Generation System for Sequential Circuits , 1986, DAC 1986.

[7]  Peter Muth,et al.  A Nine-Valued Circuit Model for Test Generation , 1976, IEEE Transactions on Computers.

[8]  Kewal K. Saluja,et al.  An Efficient Algorithm for Sequential Circuit Test Generation , 1993, IEEE Trans. Computers.

[9]  Wu-Tung Cheng,et al.  Gentest: an automatic test-generation system for sequential circuits , 1989, Computer.

[10]  H. Fujiwara,et al.  ON THE ACCELERATION OF TEST GENERATION ALGORlTHMS , 1995, Twenty-Fifth International Symposium on Fault-Tolerant Computing, 1995, ' Highlights from Twenty-Five Years'..

[11]  Vishwani D. Agrawal,et al.  Combinational ATPG theorems for identifying untestable faults in sequential circuits , 1995, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[12]  Vishwani D. Agrawal,et al.  Tutorial test generation for VLSI chips , 1988 .

[13]  Hideo Fujiwara,et al.  On the Acceleration of Test Generation Algorithms , 1983, IEEE Transactions on Computers.

[14]  Taylor L. Booth,et al.  Sequential machines and automata theory , 1967 .

[15]  Michael L. Bushnell,et al.  EST: The new frontier in automatic test-pattern generation , 1990, DAC '90.

[16]  Janusz Rajski,et al.  A method to calculate necessary assignments in algorithmic test pattern generation , 1990, Proceedings. International Test Conference 1990.

[17]  S. Chakradhar,et al.  Combinational ATPG theorems for identifying untestable faults in sequential circuits , 1993, Proceedings ETC 93 Third European Test Conference.

[18]  Michael H. Schulz,et al.  A test-pattern-generation algorithm for sequential circuits , 1991, IEEE Design & Test of Computers.

[19]  Irith Pomeranz,et al.  Application of homing sequences to synchronous sequential circuit testing , 1993, Proceedings of 1993 IEEE 2nd Asian Test Symposium (ATS).

[20]  S. Davidson,et al.  Sequential Circuit Test Generator (STG) benchmark results , 1989, IEEE International Symposium on Circuits and Systems,.

[21]  Irith Pomeranz,et al.  Application of Homing Sequences to Synchronous Sequential Circuit Testing , 1994, IEEE Trans. Computers.