Power estimation of cell-based CMOS circuits

PPP is a Web-based simulation and synthesis environment for low-power design. In this paper we describe the gate-level simulation engine of PPP, that achieves accuracy always within 6% from SPICE, while keeping performance competitive with traditional gate-level simulation. This is done by using advanced symbolic models of the basic library cells, that exploit the physical understanding of the main power-consuming phenomena. VERILOG-XL is used as simulation platform to maintain compatibility with design environments. The Web-based interface allows the user to remotely access and execute the simulator using his/her own Web-browser (without the need of any software installation).

[1]  Dake Liu,et al.  Power consumption estimation in CMOS VLSI chips , 1994, IEEE J. Solid State Circuits.

[2]  Farid N. Najm,et al.  A survey of power estimation techniques in VLSI circuits , 1994, IEEE Trans. Very Large Scale Integr. Syst..

[3]  Randal E. Bryant,et al.  Graph-Based Algorithms for Boolean Function Manipulation , 1986, IEEE Transactions on Computers.

[4]  H. K. Sarin,et al.  A power modelling and characterization method for logic simulation , 1995, Proceedings of the IEEE 1995 Custom Integrated Circuits Conference.

[5]  R. Marculescu,et al.  Switching Activity Analysis Considering Spatioternporal Correlations , 1994, IEEE/ACM International Conference on Computer-Aided Design.

[6]  Luca Benini,et al.  PPP: A Gate-Level Power Simulator - A World Wide Web Application , 1996 .

[7]  Jiing-Yuan Lin,et al.  A cell-based power estimation in CMOS combinational circuits , 1994, ICCAD.

[8]  Massoud Pedram,et al.  Efficient estimation of dynamic power consumption under a real delay model , 1993, Proceedings of 1993 International Conference on Computer Aided Design (ICCAD).

[9]  Jan M. Rabaey,et al.  Architectural power analysis: The dual bit type method , 1995, IEEE Trans. Very Large Scale Integr. Syst..

[10]  An-Chang Deng,et al.  The design and implementation of PowerMill , 1995, ISLPED '95.

[11]  John P. Knight,et al.  Power-Profiler: Optimizing ASICs Power Consumption at the Behavioral Level , 1995, 32nd Design Automation Conference.

[12]  Enrico Macii,et al.  Algebraic decision diagrams and their applications , 1993, Proceedings of 1993 International Conference on Computer Aided Design (ICCAD).