Comprehensive separate extraction of parasitic resistances in MOSFETs considering the gate bias-dependence and the asymmetric overlap length

Abstract Parasitic resistances cause degradation of transconductance (gm), cutoff frequency (fT), current driving capability, and long term reliability of MOSFETs. We report a comprehensive extraction of parasitic resistance components in MOSFETs for the contact, the spreading current path, and the lightly doped drain region caused by the process, structure, and degradation. We considered the gate bias (VGS)-dependence and the asymmetric overlap length (Lov,SD) in the source and drain. We report systematically integrated extraction technique combined with the channel resistance method, the transfer length method, the dual-sweep combinational transconductance technique, the open drain method, and the parasitic junction current method. VGS-independent resistances were separated to be RSe = 6.8–6.9 Ω, RDe = 7.4–7.5 Ω, RSUB = 7.4–7.6 Ω, RSo = 1.8–2.1 Ω, and RDo = 3.2–3.5 Ω for MOSFETs with and at W/L = 50 μm/0.27 μm. VGS-dependent intrinsic resistances are obtained to be RSi = 1.9–4.4 Ω, RDi = 1.4–3.2 Ω for the same devices. The VGS-dependent intrinsic channel resistance (RCH) is extracted with different channel lengths for MOSFETs with L = 0.18 μm/0.27 μm/0.36 μm.

[1]  R. Jacob Baker,et al.  CMOS Circuit Design, Layout, and Simulation , 1997 .

[2]  Dong Myong Kim,et al.  Separate Extraction of Source, Drain, and Substrate Resistances in MOSFETs With Parasitic Junction Current Method , 2010, IEEE Electron Device Letters.

[3]  C. Christopoulos,et al.  The Transmission-line Modeling Method: TLM , 1995, IEEE Antennas and Propagation Magazine.

[4]  K. Terada,et al.  A New Method to Determine Effective MOSFET Channel Length , 1979 .

[5]  Sung-Jin Choi,et al.  Dual-Sweep Combinational Transconductance Technique for Separate Extraction of Parasitic Resistances in Amorphous Thin-Film Transistors , 2015, IEEE Electron Device Letters.

[6]  Jun Tae Jang,et al.  Modeling and Separate Extraction Technique for Gate Bias-Dependent Parasitic Resistances and Overlap Length in MOSFETs , 2015, IEEE Transactions on Electron Devices.

[7]  Tadahiro Kuroda,et al.  Variable supply-voltage scheme for low-power high-speed CMOS digital design , 1998, IEEE J. Solid State Circuits.

[8]  Juin J. Liou,et al.  Simple method for extracting the difference between the drain and source series resistances in MOSFETs , 1994 .

[9]  J. Raskin,et al.  Accurate SOI MOSFET characterization at microwave frequencies for device performance optimization and analog modeling , 1998 .

[10]  G. G. Stokes.  "J." , 1890, The New Yale Book of Quotations.

[11]  Robert H. Dennard,et al.  CMOS scaling for high performance and low power-the next ten years , 1995, Proc. IEEE.

[12]  M. J. Deen,et al.  Finding the asymmetric parasitic source and drain resistances from the a.c. conductances of a single MOS transistor , 1996 .

[13]  Yuan Taur,et al.  Fundamentals of Modern VLSI Devices , 1998 .

[14]  Shekhar Y. Borkar,et al.  Design challenges of technology scaling , 1999, IEEE Micro.

[15]  N. Collaert,et al.  Analysis of the parasitic S/D resistance in multiple-gate FETs , 2005, IEEE Transactions on Electron Devices.

[16]  F. K. Baker,et al.  The influence of tilted source-drain implants on high-field effects in submicrometer MOSFETs , 1988 .

[17]  Sung-Jin Choi,et al.  Hybrid Open Drain Method and Fully Current-Based Characterization of Asymmetric Resistance Components in a Single MOSFET , 2016, IEEE Transactions on Electron Devices.

[18]  A. Oates,et al.  A Simple Series Resistance Extraction Methodology for Advanced CMOS Devices , 2011, IEEE Electron Device Letters.

[19]  Kyeong-Sik Min,et al.  Extraction of source and drain resistances in MOSFETs using parasitic bipolar junction transistor , 2005 .

[20]  Juin J. Liou,et al.  A review of DC extraction methods for MOSFET series resistance and mobility degradation model parameters , 2017, Microelectron. Reliab..

[21]  J.D. Meindl,et al.  Optimal interconnection circuits for VLSI , 1985, IEEE Transactions on Electron Devices.