论文信息 - The ballistic FET: design, capacitance and speed limit

The ballistic FET: design, capacitance and speed limit

In this paper we present a design methodology for the ballistic FET (BFET) which illuminates many topics currently under discussion such as the injection velocity, the role of the contacts, and the meaning of the capacitance and mobility. Both InGaAs/InAlAs in the 20-30 nm gate length range, and Si/SiO/sub 2/ FETs in the 10-20 nm range are simulated using Monte Carlo techniques, where the InGaAs FETs are almost purely ballistic, whereas the Si FETs were not. Expressions for the BFET drain current are derived in the extreme quantum limit and for zero thickness gate insulator, where the importance of the degeneracy capacitance is emphasized. An ultimate speed limit for the BFET is derived.

S. Laux | P. Solomon

[1] K. Natori. Ballistic metal-oxide-semiconductor field effect transistor , 1994 .

[2] Mark S. Lundstrom,et al. On the performance limits for Si MOSFETs: a theoretical study , 2000 .

[3] Mark S. Lundstrom,et al. The ballistic nanotransistor: a simulation study , 2000, International Electron Devices Meeting 2000. Technical Digest. IEDM (Cat. No.00CH37138).

[4] M. Higashiwaki,et al. Ultra-short 25-nm-gate lattice-matched InAlAs/InGaAs HEMTs within the range of 400 GHz cutoff frequency , 2001, IEEE Electron Device Letters.

[5] D. Antoniadis,et al. On experimental determination of carrier velocity in deeply scaled NMOS: how close to the thermal limit? , 2001, IEEE Electron Device Letters.