A 80-MHz bandpass /spl Delta//spl Sigma/ modulator for a 100-MHz IF receiver

A fully differential fourth-order bandpass /spl Delta//spl Sigma/ modulator is presented. The circuit is targeted for a 100-MHz GSM/WCDMA-multimode IF-receiver and operates at a sampling frequency of 80 MHz. It combines frequency downconversion with analog-to-digital conversion by directly sampling an input signal from an intermediate frequency of 100 MHz to a digital intermediate frequency of 20 MHz. The modulator is based on a double-delay single-op amp switched-capacitor (SC) resonator structure which is well suited for low supply voltages. Furthermore, the center frequency of the topology is insensitive to different component nonidealities. The measured peak signal-to-noise ratio is 80 and 42 dB for 270 kHz (GSM) and 3.84-MHz (WCDMA) bandwidths, respectively. The circuit is implemented with a 0.35-/spl mu/m CMOS technology and consumes 56 mW from a 3.0-V supply.

[1]  D. B. Ribner,et al.  Multistage bandpass delta sigma modulators , 1994 .

[2]  K. Halonen,et al.  2.7 V 50 MHz IF sampling /spl Delta//spl Sigma/ modulator with +37 dBV IIP3 , 2001 .

[3]  Gabor C. Temes,et al.  Switched-capacitor resonator structure with improved performance , 2001 .

[4]  Shyh-Jye Jou,et al.  Low-power multirate architecture for IF digital frequency down converter , 1998 .

[5]  Shen-Iuan Liu,et al.  A double-sampling pseudo-two-path bandpass /spl Delta//spl Sigma/ modulator , 2000, IEEE Journal of Solid-State Circuits.

[6]  B.A. Wooley,et al.  A wideband bandpass sigma-delta modulator for wireless applications , 1999, 1999 Symposium on VLSI Circuits. Digest of Papers (IEEE Cat. No.99CH36326).

[7]  K. Halonen,et al.  A dual-band RF front-end for WCDMA and GSM applications , 2001 .

[8]  Richard Schreier,et al.  Decimation for bandpass sigma-delta analog-to-digital conversion , 1990, IEEE International Symposium on Circuits and Systems.

[9]  L. Longo,et al.  A 15 b 30 kHz bandpass sigma-delta modulator , 1993, 1993 IEEE International Solid-State Circuits Conference Digest of Technical Papers.

[10]  B.A. Wooley,et al.  A two-path bandpass /spl Sigma//spl Delta/ modulator for digital IF extraction at 20 MHz , 1997, 1997 IEEE International Solids-State Circuits Conference. Digest of Technical Papers.

[11]  William Martin Snelgrove,et al.  Switched-capacitor bandpass delta-sigma A/D modulation at 10.7 MHz , 1995, IEEE J. Solid State Circuits.

[12]  H. Tao,et al.  Analysis of timing jitter in bandpass sigma-delta modulators , 1999 .

[13]  A. Hairapetian,et al.  An 81 MHz IF receiver in CMOS , 1996, 1996 IEEE International Solid-State Circuits Conference. Digest of TEchnical Papers, ISSCC.

[14]  W. M. Snelgrove,et al.  A 160-MHz fourth-order double-sampled SC bandpass sigma-delta modulator , 1998 .