Design and testing of a high speed module based memory system

An LCP flex based interconnect and a mating area array connector are used to increase the bandwidth of the module based memory systems. Simulations show that data rates in the range of 6.4 Gbps to 16.0 Gbps are possible depending on the memory system configuration. Tested prototype memory systems confirmed simulation predicted data rates of 16 Gbps and 12.8 Gbps for flex interconnect lengths of 6" and 12", respectively.

[1]  Ting Wu,et al.  A 16 Gb/s/Link, 64 GB/s Bidirectional Asymmetric Memory Interface , 2009, IEEE Journal of Solid-State Circuits.

[2]  R. Kollipara,et al.  Evaluation of high density liquid crystal polymer based flex interconnect for supporting greater than 1 TB/s of memory bandwidth , 2008, 2008 58th Electronic Components and Technology Conference.

[3]  J. Zerbe,et al.  A 16-Gb/s differential I/O cell with 380fs RJ in an emulated 40nm DRAM process , 2008, 2008 IEEE Symposium on VLSI Circuits.

[4]  Ken Chang,et al.  Design and analysis of a TB/sec memory system , 2008, 2008 IEEE-EPEP Electrical Performance of Electronic Packaging.

[5]  J.A. Mix,et al.  High-Speed Flex-Circuit Chip-to-Chip Interconnects , 2008, IEEE Transactions on Advanced Packaging.

[6]  Ting Wu,et al.  Advanced Modeling and Accurate Characterization of a 16 Gb/s Memory Interface , 2009, IEEE Transactions on Advanced Packaging.

[7]  Ting Wu,et al.  A 16Gb/s/link, 64GB/s bidirectional asymmetric memory interface cell , 2008, 2008 IEEE Symposium on VLSI Circuits.

[8]  Ravi Kollipara,et al.  Evaluation of a module based memory system with an LCP flex interconnect , 2009, 2009 59th Electronic Components and Technology Conference.

[9]  Ting Wu,et al.  Clocking circuits for a 16Gb/s memory interface , 2008, 2008 IEEE Custom Integrated Circuits Conference.

[10]  Vladimir Stojanovic,et al.  Channel-limited high-speed links: modeling, analysis and design , 2005 .