Reconfigurable DSP block design for dynamically reconfigurable architecture
暂无分享,去创建一个
[1] Pierre G. Paulin,et al. Force-directed scheduling for the behavioral synthesis of ASICs , 1989, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..
[2] Vaughn Betz,et al. Architecture and CAD for Deep-Submicron FPGAS , 1999, The Springer International Series in Engineering and Computer Science.
[3] Hyunseok Lee,et al. SODA: A High-Performance DSP Architecture for Software-Defined Radio , 2007, IEEE Micro.
[4] Wei Zhang,et al. Low-power 3D nano/CMOS hybrid dynamically reconfigurable architecture , 2010, JETC.
[5] Steven Trimberger,et al. A time-multiplexed FPGA , 1997, Proceedings. The 5th Annual IEEE Symposium on Field-Programmable Custom Computing Machines Cat. No.97TB100186).
[6] Scott Hauck,et al. The Chimaera reconfigurable functional unit , 1997, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.
[7] Wei Zhang,et al. A hybrid nano/CMOS dynamically reconfigurable system—Part I: Architecture , 2009, JETC.
[8] André DeHon,et al. Dynamically Programmable Gate Arrays: A Step Toward Increased Computational Density , 1996 .
[9] Miodrag Potkonjak,et al. MediaBench: a tool for evaluating and synthesizing multimedia and communications systems , 1997, Proceedings of 30th Annual International Symposium on Microarchitecture.
[10] Aaml Fons Bruekers. Symmetry and efficiency in complex FIR filters , 2009 .