Energy impact in the design space exploration of loop buffer schemes in embedded systems

The reduction of the energy consumption in the domain of the embedded systems is becoming the most important design goal due to the increasing use of battery powered consumer devices. Previous research has pointed out the instruction memory organisation as one of the major sources of energy consumption of the embedded systems. Due to this fact, the introduction of any enhancement in this component of the system becomes crucial in order to decrease this energy bottleneck. The purpose of this paper is to present a highlevel energy analysis of the loop buffer schemes that exist in the embedded systems. The crucial energy analysis that is presented in this paper not only proposes a method to evaluate different loop buffer schemes for a certain application, but also guides embedded systems designers to make the correct decision in the trade-offs that exist between the energy budget, the required performance, and the area cost of the embedded system. Experimental results used in this analysis show that, the search of energy savings (up to 76%) has to take into account the performance penalty, the area cost, and the impact of the implementation technology in order to choose the most suitable enhancement that has to be introduced in the instruction memory organisation from the point of view of the energy consumption.

[1]  Zhong Ji,et al.  Multi-resolution time-frequency analysis for detection of rhythms of EEG signals , 2004, 3rd IEEE Signal Processing Education Workshop. 2004 IEEE 11th Digital Signal Processing Workshop, 2004..

[2]  I. Daubechies,et al.  Factoring wavelet transforms into lifting steps , 1998 .

[3]  Manish Verma,et al.  Advanced memory optimization techniques for low-power embedded processors , 2005, Ausgezeichnete Informatikdissertationen.

[4]  Francky Catthoor,et al.  IMOSIM: Exploration tool for Instruction Memory Organisations based on accurate cycle-level energy modelling , 2012, 2012 19th IEEE International Conference on Electronics, Circuits, and Systems (ICECS 2012).

[5]  Henk Corporaal,et al.  A Low Energy Clustered Instruction Memory Hierarchy for Long Instruction Word Processors , 2002, PATMOS.

[6]  Francky Catthoor,et al.  Sub-word handling in data-parallel mapping , 2012, ARCS 2012.

[7]  Carla Schlatter Ellis,et al.  Memory controller policies for DRAM power management , 2001, ISLPED '01.

[8]  Taewhan Kim,et al.  Memory access scheduling and binding considering energy minimization in multi-bank memory systems , 2004, Proceedings. 41st Design Automation Conference, 2004..

[9]  Paul Marchal,et al.  Optimizing the memory bandwidth with loop morphing , 2004, Proceedings. 15th IEEE International Conference on Application-Specific Systems, Architectures and Processors, 2004..

[10]  Scott A. Mahlke,et al.  Extending Multicore Architectures to Exploit Hybrid Parallelism in Single-thread Applications , 2007, 2007 IEEE 13th International Symposium on High Performance Computer Architecture.

[11]  Diederik Verkest,et al.  Distributed Loop Controller for Multithreading in , 2009 .

[12]  Luca Benini,et al.  A recursive algorithm for low-power memory partitioning , 2000, ISLPED'00: Proceedings of the 2000 International Symposium on Low Power Electronics and Design (Cat. No.00TH8514).

[13]  Scott A. Mahlke,et al.  A distributed control path architecture for VLIW processors , 2005, 14th International Conference on Parallel Architectures and Compilation Techniques (PACT'05).

[14]  William H. Mangione-Smith,et al.  The filter cache: an energy efficient memory structure , 1997, Proceedings of 30th Annual International Symposium on Microarchitecture.

[15]  Thambipillai Srikanthan,et al.  Dynamic filter cache for low power instruction memory hierarchy , 2004 .

[16]  Mahmut T. Kandemir,et al.  Influence of Loop Optimizations on Energy Consumption of Multi-bank Memory Systems , 2002, CC.

[17]  J. Huisken,et al.  Ultra low power application specific instruction-set processor design for a cardiac beat detector algorithm , 2009, 2009 NORCHIP.

[18]  Francky Catthoor,et al.  Survey of Low-Energy Techniques for Instruction Memory Organisations in Embedded Systems , 2012, Journal of Signal Processing Systems.

[19]  Raminder Singh Bajwa,et al.  Instruction buffering to reduce power in processors for signal processing , 1997, IEEE Trans. Very Large Scale Integr. Syst..

[20]  David A. Patterson,et al.  Computer Architecture: A Quantitative Approach , 1969 .