Low complexity and area efficient reconfigurable multimode interleaver address generator for multistandard radios

Developing a reconfigurable transceiver to support multiple protocols seamlessly and efficiently is an extremely tough task. Wireless standards such as wireless local area network (IEEE 802.11a/g) and WiMAX (IEEE 802.16e) incorporate block interleaving technique to overcome the occurrence of burst errors during transmission. Field Programmable Gate Array (FPGA) implementation of floor and modulus (MOD) functions to perform the two step permutation for attaining the new index is quite complex. In this study, the authors propose a low complexity and area efficient reconfigurable architecture for multimode interleaver address generator to support multiple wireless standards. In addition, a novel MOD_row and MOD_column circuit are proposed to compute MOD function for row and column counter values, respectively. The proposed address generation circuitry supports BPSK, QPSK, 16-QAM and 64-QAM modulation schemes under all possible code rates. The reconfigurable address generator for various block size and modulation scheme are implemented on Xilinx Spartan XC3S400 FPGA and the functionalities are verified through simulation. The synthesis results of the proposed design shows a reduction of 60% in resource utilisation and an improvement of 46% in operating frequency over the existing approaches.

[1]  Salil Kumar Sanyal,et al.  Design of a Novel FSM Based Reconfigurable Multimode Interleaver for WLAN Application , 2011, 2011 International Conference on Devices and Communications (ICDeCom).

[2]  N. J. Dimopoulos,et al.  VLSI architectures for computing X mod m , 1995 .

[3]  Siemens Ag,et al.  Broadband Wireless Access Solutions - Progressive Challenges and Potential Value of Next Generation Mobile Networks , 2006 .

[4]  Salil Kumar Sanyal,et al.  Efficient FPGA Implementation of Address Generator for WiMAX Deinterleaver , 2013, IEEE Transactions on Circuits and Systems II: Express Briefs.

[5]  Joseph Mitola,et al.  Cognitive radio: making software radios more personal , 1999, IEEE Wirel. Commun..

[6]  Pao-Ann Hsiung,et al.  Design of a high-speed block interleaving/deinterleaving architecture for wireless communication applications , 2009, 2009 Digest of Technical Papers International Conference on Consumer Electronics.

[7]  Joseph Mitola,et al.  Cognitive Radio An Integrated Agent Architecture for Software Defined Radio , 2000 .

[8]  Salil Kumar Sanyal,et al.  VHDL Modeling of Convolutional Interleaver- Deinterleaver for Efficient FPGA Implementation , 2009 .

[9]  Tsutomu Sasao,et al.  Fast Hardware Computation of x Mod z , 2011, 2011 IEEE International Symposium on Parallel and Distributed Processing Workshops and Phd Forum.

[10]  S. Areibi,et al.  A pipelined implementation of OFDM transmission on reconfigurable platforms , 2008, 2008 Canadian Conference on Electrical and Computer Engineering.

[11]  Dake Liu,et al.  2-D Realization of WiMAX Channel Interleaver for Efficient Hardware Implementation , 2009 .

[12]  Walter Konhäuser,et al.  Broadband Wireless Access Solutions - Progressive Challenges and Potential Valueof Next Generation Mobile Networks , 2006, Wirel. Pers. Commun..

[13]  Xin Zhang,et al.  Low-Complexity Hardware Interleaver/Deinterleaver for IEEE 802.11a/g/n WLAN , 2012, VLSI Design.

[14]  Dake Liu,et al.  Low Complexity Multi Mode Interleaver Core for WiMAX with Support for Convolutional Interleaving , 2009 .

[15]  Salil Kumar Sanyal,et al.  Novel design of WiMAX multimode interleaver for efficient FPGA implementation using finite state machine based address generator , .

[16]  Dake Liu,et al.  Low complexity hardware interleaver for MIMO-OFDM based wireless LAN , 2009, 2009 IEEE International Symposium on Circuits and Systems.