Changing the Odds Against Masked Logic
暂无分享,去创建一个
[1] Stefan Mangard,et al. Side-Channel Leakage of Masked CMOS Gates , 2005, CT-RSA.
[2] B. Moyer. Low-power design for embedded processors , 2001 .
[3] Daisuke Suzuki,et al. DPA Leakage Models for CMOS Logic Circuits , 2005, CHES.
[4] Daisuke Suzuki,et al. Random Switching Logic: A Countermeasure against DPA based on Transition Probability , 2004, IACR Cryptol. ePrint Arch..
[5] Patrick Schaumont,et al. Prototype IC with WDDL and Differential Routing - DPA Resistance Assessment , 2005, CHES.
[6] Berk Sunar,et al. Cryptographic Hardware and Embedded Systems - CHES 2005, 7th International Workshop, Edinburgh, UK, August 29 - September 1, 2005, Proceedings , 2005, CHES.
[7] Anantha P. Chandrakasan,et al. Low-power CMOS digital design , 1992 .
[8] Anantha P. Chandrakasan,et al. Low-Power CMOS Design , 1997 .
[9] Eric Peeters,et al. Improved Higher-Order Side-Channel Attacks with FPGA Experiments , 2005, CHES.
[10] Alfred Menezes,et al. Topics in Cryptology – CT-RSA 2005 , 2005 .
[11] Neil Weste,et al. Principles of CMOS VLSI Design , 1985 .