The effect of stress intensity on package cracking in lead-on-chip (LOC) packages

The effect of stress intensity factors on package cracking failure was studied based on fracture mechanics. The mechanical stress has made the stability of novel lead-on-chip (LOC) packaging technologies a grave concern. The dominant issue is device failure related to package cracking caused by a severe thermal stress concentration due to mismatch of dissimilar materials. The stress singularity appears at an interfacial edge and also the tip of interfacial delamination. To investigate package cracking, the stress singularity fields and the stress intensity factors at the interfacial edge and the tip of delamination were analyzed and the primary factors affecting the criterion of package cracking were subsequently defined. The criterion obtained from the experiment and the simulated results was verified by experiments on different types of the epoxy molding compounds. The results of these characterizations and an explanation of the primary factors affecting package cracking are presented in this paper.

[1]  Masazumi Amagai,et al.  Temperature-cycle-induced chip surface damage in lead-on-chip packages , 1994, Advanced Lithography.

[2]  A. Tay,et al.  A criterion for predicting delamination in plastic IC packages , 1993, 31st Annual Proceedings Reliability Physics 1993.

[3]  M. Amagai,et al.  Chip Surface Damage Induced by Internal Stress of Lead–ON–Chip (Loc) Packages , 1994 .

[4]  A. Dasgupta,et al.  Failure mechanism models for cyclic fatigue , 1993 .

[5]  David B. Bogy,et al.  Two Edge-Bonded Elastic Wedges of Different Materials and Wedge Angles Under Surface Tractions , 1971 .

[6]  H. Kitagawa,et al.  The effect of polyimide surface morphology and chemistry on package cracking induced by interfacial delamination , 1994, Proceedings of 1994 IEEE International Reliability Physics Symposium.

[7]  T. Hongsmatip,et al.  Fracture properties of molding compound materials for IC plastic packaging , 1994, 1994 Proceedings. 44th Electronic Components and Technology Conference.

[8]  R. Barsoum.  On the use of isoparametric finite elements in linear fracture mechanics , 1976 .

[9]  Darvin R. Edwards,et al.  Lead-on-chip technology for high performance packaging , 1993, Proceedings of IEEE 43rd Electronic Components and Technology Conference (ECTC '93).

[10]  Y. Hiruta,et al.  Simplified and practical estimation of package cracking during reflow soldering process , 1994, Proceedings of 1994 IEEE International Reliability Physics Symposium.

[11]  D. Hagen,et al.  Lead On Chip TSOP Assembly Process For Fast Sram With Peripherally Located Bond Pads , 1992, Thirteenth IEEE/CHMT International Electronics Manufacturing Technology Symposium.

[12]  M. Amagai.  Development Of A Tapeless Lead-on-chip (loc) Package With I-line Photosensitive Thermosetting Polyamides , 1994, IEMT/IMC Symposium, 1st [Joint International Electronic Manufacturing Symposium and the International Microelectronics Conference].

[13]  W. C. Ward,et al.  Volume production of unique plastic surface-mount modules for the IBM 80-ns 1-Mbit DRAM chip by area wire bond techniques , 1988, 38th Electronics Components Conference 1988., Proceedings..

[14]  M. Amagi,et al.  Polyimide fatigue induced chip surface damage in DRAM's Lead-On-Chip (LOC) packages , 1995, Proceedings of 1995 IEEE International Reliability Physics Symposium.

[15]  H. Kitagawa,et al.  Cracking failures in lead-on-chip packages induced by chip backside contamination , 1994 .