Fault Tolerance Analysis of NoC Architectures
暂无分享,去创建一个
[1] Cristian Constantinescu,et al. Trends and Challenges in VLSI Circuit Reliability , 2003, IEEE Micro.
[2] Luca Benini,et al. Networks on chips - technology and tools , 2006, The Morgan Kaufmann series in systems on silicon.
[3] Axel Jantsch,et al. Networks on chip , 2003 .
[4] Axel Jantsch,et al. A network on chip architecture and design methodology , 2002, Proceedings IEEE Computer Society Annual Symposium on VLSI. New Paradigms for VLSI Systems Design. ISVLSI 2002.
[5] J. Plosila,et al. On Fault Tolerance Techniques towards Nanoscale Circuits and Systems , 2005 .
[6] William J. Dally,et al. Principles and Practices of Interconnection Networks , 2004 .
[7] Barry W. Johnson. Design & analysis of fault tolerant digital systems , 1988 .
[8] William J. Dally,et al. Route packets, not wires: on-chip inteconnection networks , 2001, DAC '01.
[9] R. Ramaswami,et al. Book Review: Design and Analysis of Fault-Tolerant Digital Systems , 1990 .
[10] Juha Plosila,et al. An approach for analysing and improving fault tolerance in radio architectures , 2006, 2006 IEEE International Symposium on Circuits and Systems.
[11] William J. Dally,et al. Digital systems engineering , 1998 .
[12] Pasi Liljeberg,et al. Self-timed communication platform for implementing high-performance systems-on-chip , 2004, Integr..