New bit-serial VLSI implementation of RNS FIR digital filters

A bit-serial hybrid VLSI architecture that consists of both table-look-up and conventional binary modules is proposed to implement FIR digital filters using the residue number system (RNS). The architecture is constructed based on a new theorem for performing the operation /spl alpha/+x/spl beta/ mod m without look-up tables, where m is a modulus in the RNS, /spl alpha/ and /spl beta/ are two numbers in module m, and x/spl isin/{0,1}. As compared to a bit-parallel hybrid realization method described recently, the proposed bit-serial one does not need to broadcast input data to the processing elements used and reduces the table-look-up memory in each module processor from (B+2/sup upper bound [log(2/N])-1)/spl middot/B/spl middot/2/sup 2B/ bits to B/spl middot/2/sup 2B/ bits, where B is the wordlength of each modulus and N is the number of filter coefficients. As a consequence, it can provide better performance in VLSI implementation for applications where large moduli and/or large filter orders are used. >

[1]  M. A. Bayoumi,et al.  Hybrid VLSI architecture of FIR filters using residue number systems , 1985 .

[2]  H. Rauch,et al.  Implementation of a fast digital processor using the residue number system , 1981 .

[3]  Graham A. Jullien,et al.  Residue Number Scaling and Other Operations Using ROM Arrays , 1978, IEEE Transactions on Computers.

[4]  Graham A. Jullien,et al.  A look-up table VLSI design methodology for RNS structures used in DSP applications , 1987 .

[5]  G. Alia,et al.  A VLSI algorithm for direct and reverse conversion from weighted binary number system to residue number system , 1984 .

[6]  R. Capocelli,et al.  Efficient VLSI networks for converting an integer from binary system to residue number system and vice versa , 1988 .

[7]  F. J. Taylor,et al.  Residue Arithmetic A Tutorial with Examples , 1984, Computer.

[8]  Graham A. Jullien,et al.  High-speed signal processing using systolic arrays over finite rings , 1988, IEEE J. Sel. Areas Commun..

[9]  W. Kenneth Jenkins,et al.  The use of residue number systems in the design of finite impulse response digital filters , 1977 .

[10]  M. Soderstrand.  A high-speed low-cost recursive digital filter using residue number arithmetic , 1977, Proceedings of the IEEE.

[11]  Graham A. Jullien,et al.  Implementation of FFT Structures Using the Residue Number System , 1979, IEEE Transactions on Computers.

[12]  Lennart Johnsson,et al.  Residue Arithmetic and VLSI , 1983 .

[13]  David Y. Y. Yun,et al.  Binary paradigm and systolic array implementation for residue arithmetic , 1985, 1985 IEEE 7th Symposium on Computer Arithmetic (ARITH).

[14]  John V. McCanny,et al.  Use of unidirectional data flow in bit-level systolic array chips , 1986 .

[15]  H. T. Kung,et al.  Fault-Tolerance and Two-Level Pipelining in VLSI Systolic Arrays , 1983 .

[16]  S. J. Meehan,et al.  An universal input and output RNS converter , 1990 .