论文信息 - A high efficiency charge pump circuit for low power applications

A high efficiency charge pump circuit for low power applications

A high efficiency charge pump circuit is designed and realized. The charge transfer switch is biased by the additional capacitor and transistor to eliminate the influence of the threshold voltage. Moreover, the bulk of the switch transistor is dynamically biased so that the threshold voltage gets lower when it is turned on during charge transfer and gets higher when it is turned off. As a result, the efficiency of the charge pump circuit can be improved. A test chip has been implemented in a 0.18 μm 3.3 V standard CMOS process. The measured output voltage of the eight-pumping-stage charge pump is 9.8 V with each pumping capacitor of 0.5 pF at an output current of 0.18 μA, when the clock frequency is 780 kHz and the supply voltage is 2 V. The charge pump and the clock driver consume a total current of 2.9 μA from the power supply. This circuit is suitable for low power applications.

Wu Nanjian | Li Yunlong | Feng Peng

[1] J. F. Dickson,et al. On-chip high-voltage generation in MNOS integrated circuits using an improved voltage multiplier technique , 1976 .

[2] S. Saeki,et al. Bit-line clamped sensing multiplex and accurate high voltage generator for quarter-micron flash memories , 1996, IEEE J. Solid State Circuits.

[3] Ming-Dou Ker,et al. Design of charge pump circuit with consideration of gate-oxide reliability in low-voltage CMOS processes , 2006, IEEE J. Solid State Circuits.

[4] M. Ker,et al. On-Chip High-Voltage Charge Pump Circuit in Standard CMOS Processes With Polysilicon Diodes , 2005, 2005 IEEE Asian Solid-State Circuits Conference.

[5] J.-M. Daga,et al. A PMOS-switch based charge pump, allowing lost cost implementation on a CMOS standard process , 2005, Proceedings of the 31st European Solid-State Circuits Conference, 2005. ESSCIRC 2005..

[6] Y. J. Park,et al. A new charge pump without degradation in threshold voltage due to body effect [memory applications] , 2000, IEEE Journal of Solid-State Circuits.