Analytical drain current model development of twin gate TFET in subthreshold and super threshold regions

[1]  A. Raman,et al.  Study of ambipolar and linearity behavior of the misaligned double gate-drain dopant-free Nano-TFET: Design and performance enhancement , 2023, Microelectron. J..

[2]  M. Chanda,et al.  A new analytical modelling of 10 nm negative capacitance-double gate TFET with improved cross talk and miller effects in digital circuit applications , 2023, Microelectron. J..

[3]  R. Saha,et al.  Analysis on electrical parameters including temperature and interface trap charges in gate overlap Ge source step shape double gate TFET , 2022, Microelectron. J..

[4]  C. Pandey,et al.  Design and Investigation of a Novel Gate-All-Around Vertical Tunnel FET with Improved DC and Analog/RF Parameters , 2022, ECS Journal of Solid State Science and Technology.

[5]  Ravindra Kumar Maurya,et al.  Low to high-frequency noise behavior investigation of steeper sub-threshold swing NC-GeFinFET , 2022, Microelectronics Journal.

[6]  U. Nanda,et al.  RF with linearity and non-linearity parameter analysis of gate all around negative capacitance junction less FET (GAA-NC-JLFET) for different ferroelectric thickness , 2022, Physica Scripta.

[7]  S. Sridevi,et al.  Design and analysis of a dual gate tunnel FET with InGaAs source pockets for improved performance , 2022, Microelectron. J..

[8]  Shubham Tayal,et al.  Recent progress on negative capacitance tunnel FET for low-power applications: Device perspective , 2022, Microelectron. J..

[9]  U. Nanda,et al.  Performance analysis of silicon nanotube dielectric pocket Tunnel FET for reduced ambipolar conduction , 2022, Microelectron. J..

[10]  U. Nanda,et al.  A Charge-Based Analytical Model for Gate All Around Junction-Less Field Effect Transistor Including Interface Traps , 2022, ECS Journal of Solid State Science and Technology.

[11]  D. Jackuline Moni,et al.  Analysis of nanoscale digital circuits using novel drain-gate underlap DMG hetero-dielectric TFET , 2022, Microelectron. J..

[12]  U. Nanda,et al.  RF and Linearity Parameter Analysis of Junction-less Gate All Around (JLGAA) MOSFETs and their dependence on Gate Work Function , 2021, Silicon.

[13]  J. Ajayan,et al.  Nanosheet field effect transistors-A next generation device to keep Moore's law alive: An intensive study , 2021, Microelectron. J..

[14]  D. De,et al.  GaAs0.5Sb0.5/ In0.53Ga0.47As heterojunction dopingless charge plasma-based tunnel FET for analog/digital performance improvement , 2020, Superlattices and Microstructures.

[15]  Dimitri A. Antoniadis,et al.  Trap Assisted Tunneling and Its Effect on Subthreshold Swing of Tunnel FETs , 2016, IEEE Transactions on Electron Devices.

[16]  Mitsuru Takenaka,et al.  High Ion/Ioff Ge-source ultrathin body strained-SOI tunnel FETs , 2014, 2014 IEEE International Electron Devices Meeting.

[17]  Saibal Mukhopadhyay,et al.  Exploring Tunnel-FET for ultra low power analog applications: A case study on operational transconductance amplifier , 2013, 2013 50th ACM/EDAC/IEEE Design Automation Conference (DAC).

[18]  C. Hu,et al.  Prospect of tunneling green transistor for 0.1V CMOS , 2010, 2010 International Electron Devices Meeting.

[19]  Qin Zhang,et al.  Low-Voltage Tunnel Transistors for Beyond CMOS Logic , 2010, Proceedings of the IEEE.

[20]  A. Khakifirooz,et al.  A Simple Semiempirical Short-Channel MOSFET Current–Voltage Model Continuous Across All Regions of Operation and Employing Only Physical Parameters , 2009, IEEE Transactions on Electron Devices.

[21]  Adrian M. Ionescu,et al.  A new definition of threshold voltage in Tunnel FETs , 2008 .

[22]  Denis Flandre,et al.  A gm/ID based methodology for the design of CMOS analog circuits and its application to the synthesis of a silicon-on-insulator micropower OTA , 1996, IEEE J. Solid State Circuits.

[23]  G. T. Wright,et al.  Threshold modelling of MOSFETs for CAD of CMOS-VLSI , 1985 .

[24]  J. Fellrath,et al.  CMOS analog integrated circuits based on weak inversion operations , 1977 .

[25]  S. Tripathi.  Low-Power High-Performance Tunnel FET With Analysis for IoT Applications , 2020 .

[26]  B. Lu,et al.  A Charge-Based Capacitance Model for Double-Gate Tunnel FETs With Closed-Form Solution , 2018, IEEE Transactions on Electron Devices.

[27]  Y. Yu,et al.  Compact Current Model of Single-Gate / Double-Gate Tunneling Field-Effect Transistors , 2017 .