Performance analysis of GaN‐FINFET for RFIC application with respect to different FinWidth 's

[1]  D. Nirmal,et al.  Challenges in material processing and reliability issues in AlGaN/GaN HEMTs on silicon wafers for future RF power electronics & switching applications: A critical review , 2022, Materials Science in Semiconductor Processing.

[2]  U. Nanda,et al.  RF with linearity and non-linearity parameter analysis of gate all around negative capacitance junction less FET (GAA-NC-JLFET) for different ferroelectric thickness , 2022, Physica Scripta.

[3]  U. Nanda,et al.  A Charge-Based Analytical Model for Gate All Around Junction-Less Field Effect Transistor Including Interface Traps , 2022, ECS Journal of Solid State Science and Technology.

[4]  K. Yamanaka,et al.  Emerging GaN technologies for power, RF, digital, and quantum computing applications: Recent advances and prospects , 2021, Journal of Applied Physics.

[5]  D. Panda,et al.  Performance analysis of Z‐shaped gate dielectric modulated (DM) tunnel field‐effect transistor‐(TFET) based biosensor with extended horizontal N+ pocket , 2021, International Journal of Numerical Modelling: Electronic Networks, Devices and Fields.

[6]  S. Baishya,et al.  Analysis on effect of lateral straggle on analog, high frequency and DC parameters in Ge‐source DMDG TFET , 2021, International Journal of RF and Microwave Computer-Aided Engineering.

[7]  Jung-Hee Lee,et al.  Subthreshold Characteristics of AlGaN/GaN MIS-FinFETs with Controlling Threshold Voltages , 2020, Electronics.

[8]  M. M. Tripathi,et al.  Performance evaluation of linearity and intermodulation distortion of nanoscale GaN-SOI FinFET for RFIC design , 2020 .

[9]  S. Haji-Nasiri,et al.  Improving the electrical characteristics of nanoscale triple-gate junctionless FinFET using gate oxide engineering , 2019, AEU - International Journal of Electronics and Communications.

[10]  T. Lenka,et al.  Linearity improvement in E‐mode ferroelectric GaN MOS‐HEMT using dual gate technology , 2019, Micro & Nano Letters.

[11]  Shaahin Hessabi,et al.  A low-power single-ended SRAM in FinFET technology , 2019, AEU - International Journal of Electronics and Communications.

[12]  Ashutosh Nandi,et al.  Analog/RF performance analysis of channel engineered high-K gate-stack based junctionless Trigate-FinFET , 2017 .

[13]  S. Baishya,et al.  Si and Ge step-FinFETs: Work function variability, optimization and electrical parameters , 2017 .

[14]  Jeevan Kanesan,et al.  Design of ultra-low voltage integrated CMOS based LNA and mixer for ZigBee application , 2014 .

[15]  P. Paliwoda,et al.  Impact of Constant Voltage Stress on High-κ Gate Dielectric for RF IC Performance , 2011 .