High-voltage DMOS integrated circuits using floating-gate protection technique

An efficient low power protection scheme for thin gate oxide of high voltage (HV) DMOS transistor is presented. To prevent gate-oxide breakdown and protect HV transistor, the voltage controlling its gate must be within 5 V from the HV supply. Thus signals from the low voltage domain must be level shifted to control the gate of this transistor. Usually this level shifting involves complex circuits that reduce the speed besides requiring of large power and area. In this paper, a simple and efficient protection technique for gate-oxide breakdown is achieved by connecting a capacitor divider structure to the floating-gate node of HV transistor to increase its effective gate oxide thickness. Several HV circuits, including: positive and negative HV doublers and level-up shifters suitable for ultrasound sensing systems are built successfully around the proposed technique. These circuits were implemented with 0.8 μm CMOS/DMOS HV DALSA process. Simulation and experimental results prove the good functionality of the designed HV circuits using the proposed protection technique for voltages up to 200 V.

[1]  Paul C. Galambos,et al.  A Surface Micromachined Electrostatic Drop Ejector , 2001 .

[2]  M.J. Declercq,et al.  A new CMOS on-chip high-voltage generator , 1998, Proceedings of the 24th European Solid-State Circuits Conference.

[3]  S. Kamisuki,et al.  A high resolution, electrostatically-driven commercial inkjet head , 2000, Proceedings IEEE Thirteenth Annual International Conference on Micro Electro Mechanical Systems (Cat. No.00CH36308).

[4]  Y. Savaria,et al.  Robust design of a dynamically controlled low-power level-up shifter operating up to 300 V , 2004, The 2nd Annual IEEE Northeast Workshop on Circuits and Systems, 2004. NEWCAS 2004..

[5]  Hussein Ballan,et al.  High Voltage Devices and Circuits in Standard CMOS Technologies , 1998 .

[6]  Y. Savaria,et al.  A programmable positive and negative high-voltage DC-DC converter dedicated for ultrasonic applications , 2005, 48th Midwest Symposium on Circuits and Systems, 2005..

[7]  Mohamad Sawan,et al.  Integrated Front-End Receiver for a Portable Ultrasonic System , 2003 .

[8]  N. F. de Rooij,et al.  A 1.5-V-supplied CMOS ASIC for the actuation of an electrostatic micromotor , 1997 .

[9]  K. Najafi,et al.  Performance of ultrasonic electrostatic resonators for use in micro propulsion , 2001, Technical Digest. MEMS 2001. 14th IEEE International Conference on Micro Electro Mechanical Systems (Cat. No.01CH37090).

[10]  Mohamad Sawan,et al.  High-Voltage DMOS Integrated Circuits with Floating Gate Protection Technique , 2007, 2007 IEEE International Symposium on Circuits and Systems.

[11]  Michel Declercq,et al.  A high-efficiency CMOS voltage doubler , 1998, IEEE J. Solid State Circuits.

[12]  Bogdan M. Wilamowski,et al.  A low voltage to high voltage level shifter circuit for MEMS application , 2003, Proceedings of the 15th Biennial University/Government/ Industry Microelectronics Symposium (Cat. No.03CH37488).

[13]  Mohamad Sawan,et al.  Fully Integrated High-Voltage Front-End Interface for Ultrasonic Sensing Applications , 2007, IEEE Transactions on Circuits and Systems I: Regular Papers.

[14]  Josep Samitier,et al.  High-voltage smart power integrated circuits to drive piezoceramic actuators for microrobotic applications , 2001 .

[15]  H. Alan Mantooth,et al.  Design technique of an on-chip, high-voltage charge pump in SOI , 2005, 2005 IEEE International Symposium on Circuits and Systems.

[16]  B. Hochet,et al.  50-V LCD driver integrated in standard 5-V CMOS process , 1994, Proceedings of IEEE Custom Integrated Circuits Conference - CICC '94.

[17]  G. Serrano,et al.  A Precision Low-TC Wide-Range CMOS Current Reference , 2008, IEEE Journal of Solid-State Circuits.

[18]  Yvon Savaria,et al.  High Voltage Interfaces for CMOS/DMOS Technologies , 2003 .

[19]  M. Schubert,et al.  5 V-to-75 V CMOS output interface circuits , 1993, 1993 IEEE International Solid-State Circuits Conference Digest of Technical Papers.

[20]  Tadashi Shibata,et al.  Clock-controlled neuron-MOS logic gates , 1998 .

[21]  Esther Rodríguez-Villegas,et al.  On Dealing With the Charge Trapped in Floating- Gate MOS (FGMOS) Transistors , 2007, IEEE Transactions on Circuits and Systems II: Express Briefs.