Addiguration: Exploring configuration behavior of Spartan-3 devices

Reconfigurability of FPGAs is an enabler for many applications. In recent years a lot of different reconfiguration approaches and methodologies were presented, including full and partial reconfiguration of devices. In this paper we present the novel methodology of addiguration for Xilinx Spartan-3 devices. Our proposed methodology exploits special properties of the configuration logic and enables to incrementally configure on top of an existing design already running on an FPGA. This work demonstrates a basic technology that might be exploited for testing scenarios or as an entry vector for attacks on FPGA designs. Prototypical experiments have shown that the addiguration can easily be carried out during runtime of the device and over a standard configuration interface.

[1]  Walter Stechele,et al.  Autovision – A Run-time Reconfigurable MPSoC Architecture for Future Driver Assistance Systems (Autovision – Eine zur Laufzeit rekonfigurierbare MPSoC Architektur für zukünftige Fahrerassistenzsysteme) , 2007, it Inf. Technol..

[2]  Delon Levi,et al.  JBits: Java based interface for reconfigurable computing , 1999 .

[3]  Xiaofeng Wu,et al.  On-Board Partial Run-Time Reconfiguration for Pico-Satellite Constellations , 2006, First NASA/ESA Conference on Adaptive Hardware and Systems (AHS'06).

[4]  Jürgen Becker,et al.  An Interface for a Decentralized 2D Reconfiguration on Xilinx Virtex-FPGAs for Organic Computing , 2009, Int. J. Reconfigurable Comput..

[5]  Jean-Baptiste Note,et al.  From the bitstream to the netlist , 2008, FPGA '08.

[6]  Jürgen Becker,et al.  Implementation of a Virtual Internal Configuration Access Port (JCAP) for Enabling Partial Self-Reconfiguration on Xilinx Spartan III FPGAs , 2007, 2007 International Conference on Field Programmable Logic and Applications.

[7]  A. Yurdakul,et al.  Dynamic Partial Self-Reconfiguration on Spartan-III FPGAs via a Parallel Configuration Access Port ( PCAP ) , 2008 .

[8]  Jeff Mason,et al.  Invited Paper: Enhanced Architectures, Design Methodologies and CAD Tools for Dynamic Reconfiguration of Xilinx FPGAs , 2006, 2006 International Conference on Field Programmable Logic and Applications.

[9]  Jürgen Becker,et al.  Elementary block based 2-dimensional dynamic and partial reconfiguration for Virtex-II FPGAs , 2006, Proceedings 20th IEEE International Parallel & Distributed Processing Symposium.