A high-speed fully integrated optical receiver in standard 130nm CMOS

In this paper the design and measurement of a high-speed optical receiver, completely integrated in a standard 130 nm CMOS technology, is described. The low optical bandwidth of the integrated photodiode has been alleviated with a differential photodiode topology and an optimized equalizer. The photodiode has a large parasitic capacitance of 1 pF at each of its outputs and a responsivity of 3.4 mA/W. A TIA with a high ZBW of 75.3 THz enables fast operation which is verified by measurements. For a modulated optical input power of -3 dBm, measurements show that bitrates up to 2.4 Gbit/s and 2.7 Gbit/s can be received for a BER of 1.5 middot 10-12 and 1.85 middot 10-9 respectively. The current consumption of the complete receiver is 187 mA for a supply voltage of 1.2 V.

[1]  Michel Steyaert,et al.  Optimised equaliser for differential cmos photodiodes , 2006 .

[2]  M. Steyaert,et al.  A Gigabit Optical Receiver with Monolithically Integrated Photodiode in 0.18 μm CMOS , 2006, 2006 Proceedings of the 32nd European Solid-State Circuits Conference.

[3]  B. Nauta,et al.  A 3-Gb/s optical detector in standard CMOS for 850-nm optical communication , 2005, IEEE Journal of Solid-State Circuits.

[4]  S. Mohammadi,et al.  Heterogeneously Integrated 10Gb/s CMOS Optoelectronic Receiver for Long Haul Telecommunication , 2007, 2007 IEEE Radio Frequency Integrated Circuits (RFIC) Symposium.

[5]  M. Kuijk,et al.  Asynchronous 250-Mb/s optical receivers with integrated detector in standard CMOS technology for optocoupler applications , 2000, IEEE Journal of Solid-State Circuits.