A hybrid non-volatile SRAM cell with concurrent SEU detection and correction

This paper presents a hybrid non-volatile (NV) SRAM cell with a new scheme for SEU tolerance. The proposed NVSRAM cell consists of a 6T SRAM core and a Resistive RAM (RRAM), made of a 1T and a Programmable Metallization Cell (PMC). The proposed cell has concurrent error detection (CED) and correction capabilities; CED is accomplished using a dual-rail checker, while correction is accomplished by utilizing the restore operation; data from the non-volatile memory element is copied back to the SRAM core. The dual-rail checker utilizes two XOR gates each made of 2 inverters and 2 ambipolar transistors, hence, it has a hybrid nature. Extensive simulation results are provided. The simulation results show that the proposed scheme is very efficient in terms of numerous figures of merit such as delay and circuit complexity and thus applicable to integrated circuits such as FPGAs requiring secure on-chip non-volatile storage (i.e. LUTs) for multi-context configurability.

[1]  T. Calin,et al.  Upset hardened memory design for submicron CMOS technology , 1996 .

[2]  R. Jacob Baker,et al.  CMOS Circuit Design, Layout, and Simulation , 1997 .

[3]  Lloyd W. Massengill,et al.  Basic mechanisms and modeling of single-event upset in digital microelectronics , 2003 .

[4]  R. Jacob Baker,et al.  CMOS Circuit Design, Layout, and Simulation, Second Edition , 2004 .

[5]  Yong-Bin Kim,et al.  Soft-Error Hardening Designs of Nanoscale CMOS Latches , 2009, 2009 27th IEEE VLSI Test Symposium.

[6]  Hisashi Shima,et al.  Resistive Random Access Memory (ReRAM) Based on Metal Oxides , 2010, Proceedings of the IEEE.

[7]  Qing Dong,et al.  Novel RRAM programming technology for instant-on and high-security FPGAs , 2011, 2011 9th IEEE International Conference on ASIC.

[8]  Giovanni De Micheli,et al.  An Efficient Gate Library for Ambipolar CNTFET Logic , 2011, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[9]  Yong-Bin Kim,et al.  A 11-Transistor Nanoscale CMOS Memory Cell for Hardening to Soft Errors , 2011, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[10]  Meng-Fan Chang,et al.  Endurance-aware circuit designs of nonvolatile logic and nonvolatile sram using resistive memory (memristor) device , 2012, 17th Asia and South Pacific Design Automation Conference.

[11]  Fabrizio Lombardi,et al.  Macromodeling a phase change memory (PCM) cell by HSPICE , 2012, 2012 IEEE/ACM International Symposium on Nanoscale Architectures (NANOARCH).

[12]  F. Lombardi,et al.  Design of a Hybrid Memory Cell Using Memristance and Ambipolarity , 2013, IEEE Transactions on Nanotechnology.