CMOS Sensor Arrays for High Resolution Die Stress Mapping in Packaged Integrated Circuits

This paper reports the design, calibration and application of multiplexed arrays of piezoresistive field-effect transistor stress sensors fabricated in a standard complementary-metal-oxide semiconductor (CMOS) process. Two complementary arrays of 256-current mirror sensor cells provide high spatial density stress mapping with approximately 300 pts/mm2 using only a 1.5 μm process. The arrays are sequentially scanned by an on-chip counter, producing efficient stress measurement, and the sensors resolve normal and shear stresses on the surface of the die with resolution below 1 MPa. The CMOS sensor chips have been used to map stress over a large portion of the die in chip-on-beam and encapsulated chip-on-beam samples, as well as a ceramic dual-in-line package with its cavity filled with underfill material. Finite-element simulation results correlate well with the measured stress distributions. The experimental results from these chips are used to validate finite-element simulation models, and the array designs can be used as subarrays in much larger test chips.

[1]  R. Ramani,et al.  CMOS stress sensors on [100] silicon , 2000, IEEE Journal of Solid-State Circuits.

[2]  A new piezoresistive high pressure sensor utilizing combination of three-axis normal stress components , 1999, MHS'99. Proceedings of 1999 International Symposium on Micromechatronics and Human Science (Cat. No.99TH8478).

[3]  Michel Steyaert,et al.  Influence of die attachment on MOS transistor matching , 1997 .

[4]  H.P. Tuinhout,et al.  Measuring the span of stress asymmetries on high-precision matched devices , 2004, Proceedings of the 2004 International Conference on Microelectronic Test Structures (IEEE Cat. No.04CH37516).

[5]  R.C. Jaeger,et al.  Silicon piezoresistive stress sensors and their application in electronic packaging , 2001, IEEE Sensors Journal.

[6]  R. Ramani,et al.  CMOS stress sensor circuits using piezoresistive field-effect transistors (PIFETs) , 1995, Digest of Technical Papers., Symposium on VLSI Circuits..

[7]  Akio Yasukawa,et al.  Cantilever-type displacement sensor using diffused silicon strain gauges , 1981 .

[8]  R. Jaeger,et al.  Die stress characterization using arrays of CMOS sensors , 1998, Proceedings of the 24th European Solid-State Circuits Conference.

[9]  P. D. T. O'Connor.  Reliability Related Research on Plastic IC Packages: A Test Chip Approach, Richard van Gestel, Delft University Press, 1994. Number of pages: 318 , 1995 .

[11]  Alexander Sutor,et al.  New CMOS-compatible mechanical shear stress sensor , 2001 .

[12]  H. Miura,et al.  Structural effect of IC plastic package on residual stress in silicon chips , 1990, 40th Conference Proceedings on Electronic Components and Technology.

[13]  James N. Sweet,et al.  Die Stress Measurement Using Piezoresistive Stress Sensors , 1993 .

[14]  Hideo Miura,et al.  Thermal Stress Measurement in Silicon Chips Encapsulated in IC Plastic Packages Under Temperature Cycling , 1993 .

[15]  S. A. Gee,et al.  Effects of Configuration on Plastic Package Stresses , 1991 .

[16]  Hiroaki Mikoshiba,et al.  Stress-sensitive properties of silicon-gate MOS devices , 1981 .

[17]  O. Paul,et al.  Piezo-FET stress-sensor arrays for wire-bonding characterization , 2006, Journal of Microelectromechanical Systems.

[18]  W. P. Mason,et al.  Use of Piezoresistive Materials in the Measurement of Displacement, Force, and Torque , 1957 .

[19]  O. Paul,et al.  Piezoresistive CMOS sensors for out-of-plane shear stress , 2009, 2009 IEEE Sensors.

[20]  Richard C. Jaeger,et al.  In-situ stress state measurements during chip-on-board assembly , 1999 .

[21]  O. N. Tufte,et al.  Piezoresistive Properties of Heavily Dopedn-Type Silicon , 1964 .

[22]  Oliver Paul,et al.  Piezoresistive CMOS sensor for out-of-plane normal stress , 2012 .

[23]  Maarten Vertregt,et al.  Characterization of systematic MOSFET current factor mismatch caused by metal CMP dummy structures , 2001 .

[24]  Michel Steyaert,et al.  Matching of MOS transistors with different layout styles , 1996, Proceedings of International Conference on Microelectronic Test Structures.

[25]  Darvin R. Edwards,et al.  Test Structure Methodology of IC Package Material Characterization , 1983 .

[26]  Richard C. Jaeger,et al.  Effects of stress-induced mismatches on CMOS analog circuits , 1995, 1995 International Symposium on VLSI Technology, Systems, and Applications. Proceedings of Technical Papers.

[27]  Charles S. Smith.  Piezoresistance Effect in Germanium and Silicon , 1954 .

[28]  Beth L. Pruitt,et al.  Review: Semiconductor Piezoresistance for Microsystems , 2009, Proceedings of the IEEE.

[29]  R. N. Thurston,et al.  Erratum: Semiconducting Stress Transducers Utilizing the Transverse and Shear Piezoresistance Effects , 1961 .

[30]  O. Paul,et al.  Smart brush based on a high density CMOS stress sensor array and SU-8 microposts , 2007, 2007 IEEE 20th International Conference on Micro Electro Mechanical Systems (MEMS).

[31]  P. Lall,et al.  Die stress characterization in flip chip on laminate assemblies , 2005, IEEE Transactions on Components and Packaging Technologies.

[32]  Adisorn Tuantranont,et al.  Micromachined piezoresistive tactile sensor array fabricated by bulk-etched MUMPs process , 2003, Proceedings of the 2003 International Symposium on Circuits and Systems, 2003. ISCAS '03..

[33]  S. A. Gee,et al.  Strain-gauge mapping of die surface stresses , 1989 .

[34]  U. Ausserlechner,et al.  In-Situ Analysis of Deformation and Mechanical Stress of Packaged Silicon Dies With an Array of Hall Plates , 2011, IEEE Sensors Journal.

[35]  John A. Bryan,et al.  New Quantitative Measurements of IC Stress Introduced by Plastic Packages , 1981, 19th International Reliability Physics Symposium.

[36]  Richard C. Jaeger,et al.  Piezoresistive characteristics of short-channel MOSFETs on (100) silicon , 2001 .

[37]  R. C. Jaeger,et al.  Three dimensional die surface stress measurements in delaminated and non-delaminated plastic packages , 1998, 1998 Proceedings. 48th Electronic Components and Technology Conference (Cat. No.98CH36206).

[38]  O. N. Tufte,et al.  Piezoresistive Properties of Silicon Diffused Layers , 1963 .

[39]  R. Jaeger,et al.  FET mobility degradation and device mismatch due to packaging induced die stress , 1997, Proceedings of the 23rd European Solid-State Circuits Conference.

[40]  Jeffrey C. Suhling,et al.  A Chip-on-Beam Calibration Technique for Piezoresistive Stress Sensor Die , 2003 .

[41]  Antonino S. Fiorillo,et al.  A piezoresistive tactile sensor , 1997 .

[42]  K.R. Lee,et al.  3-Axes Flexible Tactile Sensor Fabricated by Si Micromachining and Packaging Technology , 2006, 19th IEEE International Conference on Micro Electro Mechanical Systems.

[43]  Jeffrey C. Suhling,et al.  Errors associated with the design, calibration and application of piezoresistive stress sensors in (100) silicon , 1994 .

[44]  Makoto Ishida,et al.  A monolithically integrated three-axis accelerometer using CMOS compatible stress-sensitive differential amplifiers , 1999 .