论文信息 - A Low-Voltage and Low-Power CMOS LNA Using Forward-Body-Bias NMOS at 5GHz

A Low-Voltage and Low-Power CMOS LNA Using Forward-Body-Bias NMOS at 5GHz

A fully integrated LNA suitable for ultra-low-voltage and ultra-low-power applications is designed in 0.13 mum CMOS technology. A two-stage common-source configuration and forward-body-bias MOSFET are employed to reduce the supply voltage. The proposed LNA exhibits 14.3dB power gain and 2.93dB noise figure at 5GHz while consuming only 0.64mW DC power at the ultra-low supply voltage of 0.4V

[1] Dhanistha Panyasak,et al. Circuits , 1995, Annals of the New York Academy of Sciences.

[2] Ralph Judson Smith,et al. Circuits, devices and systems , 1966 .

[3] Ian D. Robertson,et al. Radio‐Frequency Integrated Circuits , 2005 .

[4] Tina Quach,et al. Radio Frequency Integrated Circuits (RFIC) Symposium , 2005, Radio Frequency Integrated Circuits Symposium.

[5] Jeffrey Bokor,et al. Dynamic threshold-voltage MOSFET (DTMOS) for ultra-low voltage VLSI , 1997 .

[6] D. Radhakrishnan. Low-voltage low-power CMOS full adder - Circuits, Devices and Systems, IEE Proceedings- , 2004 .

[7] Efficient improvement of hot carrier-induced degradation for 0.1-/spl mu/m indium-halo nMOSFET , 2004 .