Systematic top-down design of reconfigurable ΣΔ modulators for multi-standard transceivers

This paper addresses the design techniques of reconfigurable analog-to-digital converters for multi-standard wireless communication terminals. While most multi-standard converters reported so far follow an ad hoc design approach, which do not guarantee either efficient silicon area occupation or power efficiency in the different operation modes, the methodology presented here formulates a systematic design flow that ensures that both factors are considered at all hierarchical levels. Expandible cascade modulators are considered as the starting point to further reconfigurability at the architectural level. From here on, and using a combination of accurate behavioral modeling, statistical optimization techniques, and device-level simulation, the proposed methodology handles the design complexity of a reconfigurable converter while ensuring adaptive power consumption and boosting hardware sharing. A case study is presented where a reconfigurable modulator is designed to operate under three communication standards, GSM, Bluetooth, and UMTS, in a 130 nm-CMOS technology.

[1]  J. Arias,et al.  A 32-mW 320-MHz continuous-time complex delta-sigma ADC for multi-mode wireless-LAN receivers , 2006, IEEE Journal of Solid-State Circuits.

[2]  Asad A. Abidi.  Direct-conversion radio transceivers for digital communications , 1995 .

[3]  B. Leung,et al.  Distortion analysis of MOS track-and-hold sampling mixers using time-varying Volterra series , 1999 .

[4]  Mohammed Ismail,et al.  A 1.8 V tri-mode ΣΔ modulator for GSM/WCDMA/WLAN wireless receiver , 2006 .

[5]  R. Guerrieri,et al.  Baseband analog front-end and digital back-end for reconfigurable multi-standard terminals , 2006, IEEE Circuits and Systems Magazine.

[6]  Beomsup Kim,et al.  A third-order /spl Sigma//spl Delta/ modulator in 0.18 /spl mu/m CMOS with calibrated mixed-mode integrators , 2004, 2004 Symposium on VLSI Circuits. Digest of Technical Papers (IEEE Cat. No.04CH37525).

[7]  Hannu Tenhunen,et al.  A Triple-Mode Sigma-Delta Modulator for Multi-Standard Wireless Radio Receivers , 2006 .

[8]  Francisco V. Fernández,et al.  Behavioral modeling, simulation and synthesis of multi-standard wireless receivers in MATLAB/SIMULINK , 2008, Integr..

[9]  Saska Lindfors,et al.  80-MHz bandpass /spl Delta//spl Sigma/ modulators for multimode digital IF receivers , 2003 .

[10]  Ángel Rodríguez-Vázquez,et al.  Top-Down Design of High-Performance Sigma-Delta Modulators , 1998 .

[11]  Ángel Rodríguez-Vázquez,et al.  High-level synthesis of switched-capacitor, switched-current and continuous-time /spl Sigma//spl Delta/ modulators using SIMULINK-based time-domain behavioral models , 2005, IEEE Transactions on Circuits and Systems I: Regular Papers.

[12]  Belén Pérez-Verdú,et al.  CMOS Cascade Sigma-Delta Modulators for Sensors and Telecom , 2006 .

[13]  F. Svelto,et al.  Toward multistandard mobile terminals - fully integrated receivers requirements and architectures , 2005, IEEE Transactions on Microwave Theory and Techniques.

[14]  Kalyanmoy Deb,et al.  Multi-objective optimization using evolutionary algorithms , 2001, Wiley-Interscience series in systems and optimization.

[15]  Peter Y. K. Cheung,et al.  MASH delta-sigma modulators for wideband and multi-standard applications , 2001, ISCAS 2001. The 2001 IEEE International Symposium on Circuits and Systems (Cat. No.01CH37196).

[16]  Mohammed Ismail,et al.  Radio Design in Nanometer Technologies , 2007 .

[17]  B. Haroun,et al.  A 1.5 V 2.4/2.9 mW 79/50 dB DR /spl Sigma//spl Delta/ modulator for GSM/WCDMA in a 0.13 /spl mu/m digital process , 2002, 2002 IEEE International Solid-State Circuits Conference. Digest of Technical Papers (Cat. No.02CH37315).

[18]  Mohammed Ismail,et al.  A CMOS multi-standard receiver architecture for ISM and UNII band applications , 2004, 2004 IEEE International Symposium on Circuits and Systems (IEEE Cat. No.04CH37512).

[19]  Georges G. E. Gielen,et al.  A high-level simulation and synthesis environment for /spl Delta//spl Sigma/ modulators , 2003, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[20]  Lirida A. B. Naviner,et al.  On baseband considerations for multistandard RF receivers , 2003, 10th IEEE International Conference on Electronics, Circuits and Systems, 2003. ICECS 2003. Proceedings of the 2003.

[21]  Rob A. Rutenbar,et al.  Computer-aided design of analog and mixed-signal integrated circuits , 2000, Proceedings of the IEEE.

[22]  Belén Pérez-Verdú,et al.  Reliable analysis of settling errors in SC integrators: application to ΣΔ modulators , 2000 .

[23]  M. Ismail,et al.  A low power multi-standard sigma-delta ADC for WCDMA/GSM/Bluetooth applications , 2004, The 2nd Annual IEEE Northeast Workshop on Circuits and Systems, 2004. NEWCAS 2004..

[24]  Francisco V. Fernández,et al.  Reuse-Based Methodologies and Tools in the Design of Analog and Mixed-Signal Integrated Circuits , 1992 .

[25]  T. Burger,et al.  A 13.5mW, 185 MSample/s /spl Delta//spl Sigma/-modulator for UMTS/GSM dual-standard IF reception , 2001, 2001 IEEE International Solid-State Circuits Conference. Digest of Technical Papers. ISSCC (Cat. No.01CH37177).

[26]  Belén Pérez-Verdú,et al.  High-order Cascade Multi-bit ΣΔ Modulators , 2003 .

[27]  A. Dezzani,et al.  A 1.2-V dual-mode WCDMA/GPRS /spl Sigma//spl Delta/ modulator , 2003, 2003 IEEE International Solid-State Circuits Conference, 2003. Digest of Technical Papers. ISSCC..

[28]  In-Cheol Park,et al.  A third-order /spl Sigma//spl Delta/ modulator in 0.18-/spl mu/m CMOS with calibrated mixed-mode integrators , 2005 .

[29]  R. V. Veldhoven.  A triple-mode continuous-time ΣΔ modulator with switched-capacitor feedback DAC for a GSM-EDGE/CDMA2000/UMTS receiver , 2003, IEEE J. Solid State Circuits.

[30]  Thomas Burger,et al.  A 13.5mW, 185 MSample/s ΔΣ-modulator for UMTS/GSM dual-standard IF reception , 2001 .

[31]  C. S. Petrie,et al.  A multibit sigma-delta ADC for multimode receivers , 2003, IEEE J. Solid State Circuits.

[32]  Ángel Rodríguez-Vázquez,et al.  Highly linear 2.5-V CMOS ΣΔ modulator for ADSL+ , 2004, IEEE Trans. Circuits Syst. I Regul. Pap..

[33]  L. Fanucci,et al.  Tunable bandpass sigma delta modulator using one input parameter , 2003 .

[34]  Belén Pérez-Verdú,et al.  Highly Linear 2.5-V CMOS>tex /tex tex /tex< , 2004 .

[35]  Mohammed Ismail,et al.  Multi-Standard CMOS Wireless Receivers: Analysis and Design , 2002 .

[36]  Mohammed Ismail,et al.  A reconfigurable low IF-zero IF receiver architecture for multi-standard wide area wireless networks , 2003, 10th IEEE International Conference on Electronics, Circuits and Systems, 2003. ICECS 2003. Proceedings of the 2003.

[37]  Kush Gulati,et al.  A low-power reconfigurable analog-to-digital converter , 2001, 2001 IEEE International Solid-State Circuits Conference. Digest of Technical Papers. ISSCC (Cat. No.01CH37177).