40-Gb/s 0.7-V 2:1 MUX and 1:2 DEMUX with Transformer-Coupled Technique for SerDes Interface

This paper explores the use of transformer-coupled (TC) technique for the 2:1 MUX and the 1:2 DEMUX to serialize-and-deserialize (SerDes) high-speed data sequence. The widely used current-mode logic (CML) designs of latch and multiplexer/demultiplexer (MUX/DEMUX) are replaced by the proposed TC approach to allow the more headroom and to lower the power consumption. Through the stacked transformer, the input clock pulls down the differential source voltage of the TC latch and the TC multiplexer core while alternating between the two-phase operations. With the enhanced drain-source voltage, the TC design attracts more drain current with less width-to-length ratio of NMOS than that of the CML counterpart. The source-offset voltage is decreased so that the supply voltage can be reduced. The lower supply voltage improves the power consumption and facilitates the integration with low voltage supply SerDes interface. The MUX and the DEMUX chips are fabricated in 65-nm standard CMOS process and operate at 0.7-V supply voltage. The chips are measured up to 40-Gb/s with sub-hundred milliwatts power consumption.

[1]  Jri Lee,et al.  A Fully-Integrated 40-Gb/s Transceiver in 65-nm CMOS Technology , 2012, IEEE Journal of Solid-State Circuits.

[2]  Shinji Nishimura,et al.  A 10:4 MUX and 4:10 DEMUX Gearbox LSI for 100-Gigabit Ethernet Link , 2011, IEEE Journal of Solid-State Circuits.

[3]  Fan Zhang,et al.  Design of a 300-mV 2.4-GHz Receiver Using Transformer-Coupled Techniques , 2013, IEEE Journal of Solid-State Circuits.

[4]  Arpad L. Scholtz,et al.  40-Gb/s 2:1 multiplexer and 1:2 demultiplexer in 120-nm standard CMOS , 2003 .

[5]  Hirotaka Tamura,et al.  A 40-to-44Gb/s 3× Oversampling CMOS CDR/1:16 DEMUX , 2007, 2007 IEEE International Solid-State Circuits Conference. Digest of Technical Papers.

[6]  Jun Cao,et al.  A Sub-2 W 39.8–44.6 Gb/s Transmitter and Receiver Chipset With SFI-5.2 Interface in 40 nm CMOS , 2013, IEEE Journal of Solid-State Circuits.

[7]  H.-D. Wohlmuth,et al.  A 60-Gb/s 0.7-V 10-mW monolithic transformer-coupled 2:1 multiplexer in 90 nm CMOS , 2004, IEEE Compound Semiconductor Integrated Circuit Symposium, 2004..

[8]  Deog-Kyoon Jeong,et al.  A Fully Integrated 0.13- $\mu$m CMOS 40-Gb/s Serial Link Transceiver , 2009, IEEE Journal of Solid-State Circuits.

[9]  N. Tzartzanis,et al.  A Single-40 Gb/s Dual-20 Gb/s Serializer IC With SFI-5.2 Interface in 65 nm CMOS , 2009, IEEE Journal of Solid-State Circuits.

[10]  Yoshiyasu Doi,et al.  A 3 Watt 39.8–44.6 Gb/s Dual-Mode SFI5.2 SerDes Chip Set in 65 nm CMOS , 2010, IEEE Journal of Solid-State Circuits.

[11]  Werner Simburger,et al.  A monolithic transformer coupled 5-W silicon power amplifier with 59% PAE at 0.9 GHz , 1999 .

[12]  Z. Yamazaki,et al.  Over-100-Gb/s 1:2 Demultiplexer Based on InP HBT Technology , 2007, IEEE Journal of Solid-State Circuits.

[13]  Wen-Hui Chen,et al.  Three-Dimensional Fully Symmetric Inductors, Transformer, and Balun in CMOS Technology , 2007, IEEE Transactions on Circuits and Systems I: Regular Papers.

[14]  Behzad Razavi,et al.  40-Gb/s amplifier and ESD protection circuit in 0.18-/spl mu/m CMOS technology , 2004, IEEE Journal of Solid-State Circuits.

[15]  N. Tzartzanis,et al.  A 40–44 Gb/s 3$\times$ Oversampling CMOS CDR/1:16 DEMUX , 2007, IEEE Journal of Solid-State Circuits.

[16]  R. Berenguer,et al.  Millimeter-Wave Self-Healing Power Amplifier With Adaptive Amplitude and Phase Linearization in 65-nm CMOS , 2012, IEEE Transactions on Microwave Theory and Techniques.

[17]  D. Yamazaki,et al.  40Gb/s 4:1 MUX/1:4 DEMUX in 90nm standard CMOS , 2005, ISSCC. 2005 IEEE International Digest of Technical Papers. Solid-State Circuits Conference, 2005..

[18]  Mohamed I. Elmasry,et al.  Analysis and optimization of series-gated CML and ECL high-speed bipolar circuits , 1996 .

[19]  Behzad Razavi.  Design of intergrated circuits for optical communications , 2002 .

[20]  Thomas H. Lee,et al.  The Design of CMOS Radio-Frequency Integrated Circuits: RF CIRCUITS THROUGH THE AGES , 2003 .