Ring Oscillator Based Delta-Sigma ADCs
暂无分享,去创建一个
[1] Sudhakar Pamarti,et al. Linearization Through Dithering: A 50 MHz Bandwidth, 10-b ENOB, 8.2 mW VCO-Based ADC , 2015, IEEE Journal of Solid-State Circuits.
[2] Kyoungtae Lee,et al. A Scaling-Friendly Low-Power Small-Area $\Delta\Sigma$ ADC With VCO-Based Integrator and Intrinsic Mismatch Shaping Capability , 2015, IEEE Journal on Emerging and Selected Topics in Circuits and Systems.
[3] Nan Sun,et al. A 174.3dB FoM VCO-based CT ΔΣ modulator with a fully digital phase extended quantizer and tri-level resistor DAC in 130nm CMOS , 2016, ESSCIRC Conference 2016: 42nd European Solid-State Circuits Conference.
[4] Sanjeev Tannirkulam Chandrasekaran,et al. 2nd-Order VCO-based CT ΔΣ ADC architecture , 2017, 2017 IEEE 60th International Midwest Symposium on Circuits and Systems (MWSCAS).
[5] Maurits Ortmanns,et al. Current Feedback Linearization Applied to Oscillator Based ADCs , 2014, IEEE Transactions on Circuits and Systems I: Regular Papers.
[6] Nan Sun,et al. A 24-µW 11-bit 1-MS/s SAR ADC with a bidirectional single-side switching technique , 2014, ESSCIRC 2014 - 40th European Solid State Circuits Conference (ESSCIRC).
[7] Andreas Wiesbauer,et al. 0.04-mm2 103-dB-A Dynamic Range Second-Order VCO-Based Audio $\Sigma\Delta$ ADC in 0.13- $\mu$ m CMOS , 2018, IEEE Journal of Solid-State Circuits.
[8] Nan Sun,et al. A 12b ENOB, 2.5MHz-BW, 4.8mW VCO-based 0–1 MASH ADC with direct digital background nonlinearity calibration , 2015, 2015 IEEE Custom Integrated Circuits Conference (CICC).
[9] Georges G. E. Gielen,et al. A 42 fJ/Step-FoM Two-Step VCO-Based Delta-Sigma ADC in 40 nm CMOS , 2015, IEEE Journal of Solid-State Circuits.
[10] Nan Sun,et al. A 174.3-dB FoM VCO-Based CT $\Delta \Sigma $ Modulator With a Fully-Digital Phase Extended Quantizer and Tri-Level Resistor DAC in 130-nm CMOS , 2017, IEEE Journal of Solid-State Circuits.
[11] Pieter Rombouts,et al. A Mostly Digital VCO-Based CT-SDM With Third-Order Noise Shaping , 2017, IEEE Journal of Solid-State Circuits.
[12] Amr Elshazly,et al. A 16-mW 78-dB SNDR 10-MHz BW CT $\Delta \Sigma$ ADC Using Residue-Cancelling VCO-Based Quantizer , 2012, IEEE Journal of Solid-State Circuits.
[13] Ian Galton,et al. A Reconfigurable Mostly-Digital Delta-Sigma ADC With a Worst-Case FOM of 160 dB , 2013, IEEE Journal of Solid-State Circuits.
[14] Nan Sun,et al. A 18.5-fJ/step VCO-based 0–1 MASH ΔΣ ADC with digital background calibration , 2016, 2016 IEEE Symposium on VLSI Circuits (VLSI-Circuits).
[15] Michael H. Perrott,et al. A 12-Bit, 10-MHz Bandwidth, Continuous-Time ΣΔ ADC With a 5-Bit, 950-MS/s VCO-Based Quantizer , 2008, VLSIC 2008.
[16] Pavan Kumar Hanumolu,et al. A Deterministic Digital Background Calibration Technique for VCO-Based ADCs , 2014, IEEE Journal of Solid-State Circuits.
[17] Nan Sun,et al. An Energy-Efficient Hybrid SAR-VCO $\Delta \Sigma $ Capacitance-to-Digital Converter in 40-nm CMOS , 2017, IEEE Journal of Solid-State Circuits.