Radiation Hardened By Design Digital I/O for High SEE and TID Immunity

Level shifting radiation hardening by design input and output (I/O) pads on a 90 nm process using triple modular redundancy for single event effect (SEE) mitigation with high total ionizing dose (TID) immunity are described. The designs use annular NMOS transistors for both thin and thick gate transistors. SEE mitigation is experimentally demonstrated by heavy ion measurements with LETeff up to 220 MeV-cm2 /mg with no failures. Measurements of the I/O standby leakage current after TID irradiation to 2 Mrad(Si) show no standby current increase.

[1]  Carl Carmichael,et al.  Triple Module Redundancy Design Techniques for Virtex FPGAs, Application Note 197 , 2001 .

[2]  R.D. Schrimpf,et al.  Single event transient pulse widths in digital microcircuits , 2004, IEEE Transactions on Nuclear Science.

[3]  R. Koga,et al.  Application of hardness-by-design methodology to radiation-tolerant ASIC technologies , 2000 .

[4]  Andrew Holmes-Siedle,et al.  Handbook of Radiation Effects , 1993 .

[5]  C. Carmichael,et al.  Dynamic testing of Xilinx Virtex-II field programmable gate array (FPGA) input/output blocks (IOBs) , 2004, IEEE Transactions on Nuclear Science.

[6]  Leonard R. Rockett,et al.  Designing CMOS data cells for space systems , 2004, Microelectron. J..

[7]  S. Wolf,et al.  Silicon Processing for the VLSI Era , 1986 .

[8]  L.T. Clark,et al.  An Area and Power Efficient Radiation Hardened by Design Flip-Flop , 2006, IEEE Transactions on Nuclear Science.

[9]  Lawrence T. Clark,et al.  High speed redundant self-correcting circuits for radiation hardened by design logic , 2009, 2009 European Conference on Radiation and Its Effects on Components and Systems.

[10]  Timothy J. Maloney,et al.  Basic ESD and I/O Design , 1998 .

[11]  Quming Zhou,et al.  Transistor sizing for radiation hardening , 2004, 2004 IEEE International Reliability Physics Symposium. Proceedings.

[12]  S. Gerardin,et al.  Degradation Induced by X-Ray Irradiation and Channel Hot Carrier Stresses in 130-nm NMOSFETs With Enclosed Layout , 2008, IEEE Transactions on Nuclear Science.

[13]  L.T. Clark,et al.  Experimental Characterization and Application of Circuit Architecture Level Single Event Transient Mitigation , 2007, 2007 IEEE International Reliability Physics Symposium Proceedings. 45th Annual.

[14]  P. Eaton,et al.  Soft error rate mitigation techniques for modern microcircuits , 2002, 2002 IEEE International Reliability Physics Symposium. Proceedings. 40th Annual (Cat. No.02CH37320).

[15]  H.J. Barnaby,et al.  Total-Ionizing-Dose Effects in Modern CMOS Technologies , 2006, IEEE Transactions on Nuclear Science.