Packaging for 3D optoelectronic stacked processors

The performance requirements of computer, telecommunication, and data-communication systems have increased considerably in recent years to a point where large-scale electronic systems nov suffer from an interconnection bottleneck Large computational systems, with tens, hundreds, or more nodes: are composed of many chip-to-chip and/or module-tomodule interconnections. These complex interconnection systems must be efficient and fast for good overall system performance. Free-space optical interconnects (FSOI) when combined with electronics offer a potential solution to relieve this communication bottleneck 4.5,6,7.8,9,10,11 Indeed, FSOI offer advantages in terms of large interconnection density, high distance-bandwidth product, low power dissipation, and superior crosstalk performance, especially at high data rates. 2,13.14,15,16 However, packaging of FSOI has become one of the major issues, in which alignment is the key factor determining the feasibility and performance of the whole system 17,18.19.20 Critical advances are required to assemble optoelectronic and optical components in a rugged yet simple system fully compatible with conventional electronic packages. In the following sections, we present how a conventional PCB board is populated with optoelectronic detector and laser chips and mated to an FSOI layer that is assembled separately. This is achieved using only commercially available devices and services and enabled b means of simple passive alignment techniques. Design considerations, system simulations, as well as experimental results are presented.

[1]  Ashok V. Krishnamoorthy,et al.  Optically Augmented 3-D Computer: System Technology and Architecture , 1997, J. Parallel Distributed Comput..

[2]  Ashok V. Krishnamoorthy,et al.  Firehose Architectures for Free-Space Optically Interconnected VLSI Circuits , 1997, J. Parallel Distributed Comput..

[3]  Jim Nohava,et al.  Vertical cavity surface emitting lasers for spaceborne photonic interconnects , 1996, Optics & Photonics.

[4]  S H Lee,et al.  Tolerancing of board-level-free-space optical interconnects. , 1996, Applied optics.

[5]  S C Esener,et al.  Speed and energy analysis of digital interconnections: comparison of on-chip, off-chip, and free-space technologies. , 1998, Applied optics.

[6]  Philippe J. Marchand,et al.  3D optoelectronic stacked processors: design and analysis , 1998, Other Conferences.

[7]  P. Marchand,et al.  Grain-size considerations for optoelectronic multistage interconnection networks. , 1992, Applied optics.

[8]  F Quercioli,et al.  Optomechanics with LEGO. , 1998, Applied optics.

[9]  Larry A. Bergman,et al.  Holographic optical interconnects for VLSI , 1986 .

[10]  S H Lee,et al.  Comparison between optical and electrical interconnects based on power and speed considerations. , 1988, Applied optics.

[11]  Michael Robert Feldman Optical interconnections for VLSI computational systems using computer-generated holography , 1991 .

[12]  S C Esener,et al.  Digital free-space optical interconnections: a comparison of transmitter technologies. , 1995, Applied optics.

[13]  W. S. Hobson,et al.  Vertical-cavity surface-emitting lasers flip-chip bonded to gigabit-per-second CMOS circuits , 1999, IEEE Photonics Technology Letters.

[14]  E Schenfeld,et al.  Plastic modules for free-space optical interconnects. , 1998, Applied optics.

[15]  P A Mitkas,et al.  Performance evaluation of massively parallel processing architectures with three-dimensional optical interconnections. , 1998, Applied optics.