Adaptive Keeper Design for Dynamic Logic Circuits Using Rate Sensing Technique

The increasing variability in device leakage has made the design of keepers for wide OR structures a challenging task. The conventional feedback keepers (CONV) can no longer improve the performance of wide dynamic gates for the future technologies. In this paper, we propose an adaptive keeper technique called rate sensing keeper (RSK) that enables faster switching and tracks the variation across different process corners. It can switch upto 1.9× faster (for 20 legs) than CONV and can scale upto 32 legs as against 20 legs for CONV in a 130-nm 1.2-V process. The delay tracking is within 8% across the different process corners. We demonstrate the circuit operation of RSK using a 32 × 8 register file implemented in an industrial 130-nm 1.2-V CMOS process. The performance of individual dynamic logic gates are also evaluated on chip for various keeper techniques. We show that the RSK technique gives superior performance compared to the other alternatives such as Conditional Keeper (CKP) and current mirror-based keeper (LCR).

[1]  Navakanta Bhat,et al.  A low power, process invariant keeper for high speed dynamic logic circuits , 2008, 2008 IEEE International Symposium on Circuits and Systems.

[2]  Atila Alvandpour,et al.  A sub-130-nm conditional keeper technique , 2002, IEEE J. Solid State Circuits.

[3]  Mircea R. Stan,et al.  5-GHz 32-bit Integer Execution Core in 130-nm Dual-VT CMOS , 2001 .

[4]  M. Usami,et al.  A 1.8 ns access, 550 MHz 4.5 Mb CMOS SRAM , 1998, 1998 IEEE International Solid-State Circuits Conference. Digest of Technical Papers, ISSCC. First Edition (Cat. No.98CH36156).

[5]  Kaushik Roy,et al.  A process variation compensating technique with an on-die leakage current sensor for nanometer scale dynamic circuits , 2006, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[6]  J. Tschanz,et al.  A 25 GHz 32 b integer-execution core in 130 nm dual-V/sub T/ CMOS , 2002, 2002 IEEE International Solid-State Circuits Conference. Digest of Technical Papers (Cat. No.02CH37315).

[7]  Rajiv V. Joshi,et al.  A novel variation-aware low-power keeper architecture for wide fan-in dynamic gates , 2006, 2006 43rd ACM/IEEE Design Automation Conference.

[8]  Kaushik Roy,et al.  Diode-footed domino: a leakage-tolerant high fan-in dynamic circuit design style , 2004, IEEE Transactions on Circuits and Systems I: Regular Papers.

[9]  Eby G. Friedman,et al.  Domino logic with variable threshold voltage keeper , 2003, IEEE Trans. Very Large Scale Integr. Syst..

[10]  N. Tzartzanis,et al.  A Leakage Current Replica Keeper for Dynamic Circuits , 2006, IEEE Journal of Solid-State Circuits.

[11]  Pinaki Mazumder,et al.  On circuit techniques to improve noise immunity of CMOS dynamic logic , 2004, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[12]  Wei Hwang,et al.  Noise-tolerant XOR-based conditional keeper for high fan-in dynamic circuits , 2005, 2005 IEEE International Symposium on Circuits and Systems.

[13]  Mohamed I. Elmasry,et al.  Energy-efficient noise-tolerant dynamic styles for scaled-down CMOS and MTCMOS technologies , 2002, IEEE Trans. Very Large Scale Integr. Syst..