Theoretical Analysis of Highly Linear Tunable Filters Using Switched-Resistor Techniques

In this paper, an in-depth analysis of switched-resistor (S-R) techniques for implementing low-voltage low-distortion tunable active-RC filters is presented. The S-R techniques make use of switch(es) with duty-cycle-controlled clock(s) to achieve tunability of the effective resistance and, hence, the RC time constant. The characteristics of two S-R networks utilizing one set (S-1R) and two sets (S-2R) of switch and resistor combinations are analyzed. It will be shown that the S-2R network outperforms the S-1R counterpart in terms of finite-slew-rate-induced distortion, frequency translation, and noise performance. In order to extend the tuning range, an S-R bank scheme is also described. The theoretical analysis was verified by an experiment on a 100-kHz first-order S-R filter prototype, implemented using discrete elements, where several advantages of the S-2R over the S-1R networks are demonstrated. Simulations of 10-MHz low-pass filters based on the S-1R and S-2R techniques in a standard 0.18- mum CMOS process are also included for performance comparison in practical on-chip filter implementations.

[1]  Yannis Tsividis,et al.  Timing-controlled fully programmable analogue signal processors using switched continuous-time filters , 1988 .

[2]  Robert G. Meyer,et al.  Noise in current-commutating CMOS mixers , 1999, IEEE J. Solid State Circuits.

[3]  Un-Ku Moon,et al.  Design of a low-distortion 22-kHz fifth-order Bessel filter , 1993 .

[4]  John B. Hughes,et al.  Circuit architectures for high linearity monolithic continuous-time filtering , 1992 .

[5]  M.A. Abo-El-soud,et al.  Low-voltage CMOS switched resistor filters , 2001, Proceedings of the 44th IEEE 2001 Midwest Symposium on Circuits and Systems. MWSCAS 2001 (Cat. No.01CH37257).

[6]  Gabor C. Temes,et al.  Low-voltage switched-capacitor circuits , 1999, ISCAS'99. Proceedings of the 1999 IEEE International Symposium on Circuits and Systems VLSI (Cat. No.99CH36349).

[7]  G.C. Temes,et al.  Design of Low-Voltage Highly Linear Switched-R-MOSFET-C Filters , 2007, IEEE Journal of Solid-State Circuits.

[8]  Po-Chiun Huang,et al.  A Low-Power CMOS Linear-in-Decibel Variable Gain Amplifier With Programmable Bandwidth and Stable Group Delay , 2006, IEEE Transactions on Circuits and Systems II: Express Briefs.

[9]  Mohamed Dessouky,et al.  Very low-voltage digital-audio /spl Delta//spl Sigma/ modulator with 88-dB dynamic range using local switch bootstrapping , 2001 .

[10]  Pavan Kumar Hanumolu,et al.  A 0.6V Highly Linear Switched-R-MOSFET-C Filter , 2006, IEEE Custom Integrated Circuits Conference 2006.

[11]  W. Redman-White,et al.  1/f noise in passive CMOS mixers for low and zero IF integrated receivers , 2001, Proceedings of the 27th European Solid-State Circuits Conference.

[12]  Jirayuth Mahattanakul,et al.  Design procedure for two-stage CMOS opamp with flexible noise-power balancing scheme , 2005, IEEE Transactions on Circuits and Systems I: Regular Papers.

[13]  D. Vallancourt,et al.  A fully programmable sampled-data analog CMOS filter with transfer-function coefficients determined by timing , 1987 .

[14]  Andreas Kaiser,et al.  Very low-voltage digital-audio ΔΣ modulator with 88-dB dynamic range using local switch bootstrapping , 2001, IEEE J. Solid State Circuits.

[15]  J. A. Kaehler.  Periodic-switching filter networks-a means of amplifying and varying transfer functions , 1969 .

[16]  P. R. Gray,et al.  A 1.5-V, 10-bit, 14.3-MS/s CMOS pipeline analog-to-digital converter , 1999, IEEE J. Solid State Circuits.

[17]  I. Frisch,et al.  Resistance Multiplication in Integrated Circuits by Means of Switching , 1968 .

[18]  Yannis Tsividis.  Signal processors with transfer function coefficients determined by timing , 1982 .

[19]  Eric A. M. Klumperink,et al.  Slew rate induced distortion in switched-resistor integrators , 2006, 2006 IEEE International Symposium on Circuits and Systems.

[20]  Gabor C. Temes,et al.  A tunable duty-cycle-controlled switched-R-MOSFET-C CMOS filter for low-voltage and high-linearity applications , 2004, 2004 IEEE International Symposium on Circuits and Systems (IEEE Cat. No.04CH37512).

[21]  John M. Khoury,et al.  Continuous-time MOSFET-C filters in VLSI , 1986 .

[22]  M. Banu,et al.  An elliptic continuous-time CMOS filter with on-chip automatic tuning , 1985, IEEE Journal of Solid-State Circuits.