Bounding the Worst-Case Execution Time of Static NUCA Caches
暂无分享,去创建一个
[1] Wei Zhang,et al. Static Timing Analysis of Shared Caches for Multicore Processors , 2012, J. Comput. Sci. Eng..
[2] Dehuai Zeng. Advances in Computer Science and Engineering , 2012 .
[3] Sharad Malik,et al. Performance estimation of embedded software with instruction cache modeling , 1999, TODE.
[4] Yun Liang,et al. Timing Analysis of Concurrent Programs Running on Shared Cache Multi-Cores , 2009, RTSS.
[5] Peter Marwedel,et al. A Unified WCET Analysis Framework for Multi-core Platforms , 2012, IEEE Real-Time and Embedded Technology and Applications Symposium.
[6] Doug Burger,et al. An adaptive, non-uniform cache structure for wire-delay dominated on-chip caches , 2002, ASPLOS X.
[7] Wang Yi,et al. Combining Abstract Interpretation with Model Checking for Timing Analysis of Multicore Software , 2010, 2010 31st IEEE Real-Time Systems Symposium.
[8] Peter Marwedel,et al. Bus-Aware Multicore WCET Analysis through TDMA Offset Bounds , 2011, 2011 23rd Euromicro Conference on Real-Time Systems.
[9] Wei Zhang,et al. Accurately Estimating Worst-Case Execution Time for Multi-core Processors with Shared Direct-Mapped Instruction Caches , 2009, 2009 15th IEEE International Conference on Embedded and Real-Time Computing Systems and Applications.
[10] Wei Zhang,et al. WCET Analysis for Multi-Core Processors with Shared L2 Instruction Caches , 2008, 2008 IEEE Real-Time and Embedded Technology and Applications Symposium.