Towards Applying Logico-numerical Control to Dynamically Partially Reconfigurable Architectures

Abstract: We investigate the opportunities given by recent developments in the context of Discrete Controller Synthesis algorithms for infinite, logico-numerical systems. To this end, we focus on models employed in previous work for the management of dynamically partially reconfigurable hardware architectures. We extend these models with logico-numerical features to illustrate new modeling possibilities, and carry out some benchmarks to evaluate the feasibility of the approach on such models.

[1]  Hervé Marchand,et al.  Incremental Design of a Power Transformer Station Controller Using a Controller Synthesis Methodology , 1999, World Congress on Formal Methods.

[2]  Jürgen Becker,et al.  Strategies to On- Line Failure Recovery in Self- Adaptive Systems based on Dynamic and Partial Reconfiguration , 2006, First NASA/ESA Conference on Adaptive Hardware and Systems (AHS'06).

[3]  Jean-Philippe Diguet,et al.  Specification and OS-based implementation of self-adaptive, hardware/software embedded systems , 2008, CODES+ISSS '08.

[4]  Patrick Cousot,et al.  Abstract interpretation: a unified lattice model for static analysis of programs by construction or approximation of fixpoints , 1977, POPL.

[5]  Henry Hoffmann,et al.  Comparison of Decision-Making Strategies for Self-Optimization in Autonomic Computing Systems , 2012, TAAS.

[6]  Sang Hyuk Son,et al.  Feedback Control Real-Time Scheduling: Framework, Modeling, and Algorithms* , 2001, Real-Time Systems.

[7]  Jeff Mason,et al.  Invited Paper: Enhanced Architectures, Design Methodologies and CAD Tools for Dynamic Reconfiguration of Xilinx FPGAs , 2006, 2006 International Conference on Field Programmable Logic and Applications.

[8]  Éric Rutten,et al.  Contracts for modular discrete controller synthesis , 2010, LCTES '10.

[9]  Henry Hoffmann,et al.  Self-Aware Adaptation in FPGA-based Systems , 2010, 2010 International Conference on Field Programmable Logic and Applications.

[10]  Camel Tanougast,et al.  A New Self-Managing Hardware Design Approach for FPGA-based Reconfigurable Systems , 2008, ARC.

[11]  Abdoulaye Gamatié,et al.  Discrete Control for Reconfigurable FPGA-based Embedded Systems* , 2013 .

[12]  Manfred Glesner,et al.  Design and evaluation of an energy-efficient dynamically reconfigurable architecture for wireless sensor nodes , 2009, 2009 International Conference on Field Programmable Logic and Applications.

[13]  Éric Rutten,et al.  Integrating discrete controller synthesis into a reactive programming language compiler , 2013, Discret. Event Dyn. Syst..

[14]  Abdoulaye Gamatié,et al.  Autonomic Management of Reconfigurable Embedded Systems using Discrete Control: Application to FPGA , 2013 .

[15]  Paul Le Guernic,et al.  Synthesis of Discrete-Event Controllers Based on the Signal Environment , 2000, Discret. Event Dyn. Syst..

[16]  Hervé Marchand,et al.  Discrete Controller Synthesis for Infinite State Systems with ReaX , 2014, WODES.

[17]  Jürgen Becker,et al.  Runtime adaptive multi-processor system-on-chip: RAMPSoC , 2008, 2008 IEEE International Symposium on Parallel and Distributed Processing.