A 14-bit 500-MS/s DAC with digital background calibration

The linearity of current-steering digital-to-analog converters (DACs) at low signal frequencies is mainly limited by matching properties of current sources, so large-size current source arrays are widely used for better matching. This, however, results in large gradient errors and parasitic capacitance, which degrade the spurious free dynamic range (SFDR) for high-frequency signals. To overcome this problem, calibration is an effective method. In this paper, a digital background calibration technique for current-steering DACs is presented and verified by a 14-bit DAC in a 0.13 μm standard CMOS process. The measured differential nonlinearity (DNL) and integral nonlinearity (INL) are 0.4 LSB and 1.2 LSB, respectively. At 500-MS/s, the SFDR is 70 dB and 50.3 dB for signals of 5.4 MHz and 224 MHz, respectively. The core area is 0.69 mm2 and the power consumption is 165 mW from a mixed power supply with 1.2 V and 3.3 V.

[1]  Tao Chen,et al.  The analysis and improvement of a current-steering DACs dynamic SFDR-I: the cell-dependent delay differences , 2006, IEEE Transactions on Circuits and Systems I: Regular Papers.

[2]  Jieh-Tsorng Wu,et al.  A 12-Bit 1.25-GS/s DAC in 90 nm CMOS With $ > $70 dB SFDR up to 500 MHz , 2011, IEEE Journal of Solid-State Circuits.

[3]  J. Kornblum,et al.  A 14-bit 125 MS/s IF/RF Sampling Pipelined ADC With 100 dB SFDR and 50 fs Jitter , 2006, IEEE Journal of Solid-State Circuits.

[4]  Fan Ye,et al.  A digitally calibrated current-steering DAC with current-splitting array , 2012, 2012 IEEE 55th International Midwest Symposium on Circuits and Systems (MWSCAS).

[5]  H. Traff,et al.  Novel approach to high speed CMOS current comparators , 1992 .

[6]  Michiel Steyaert,et al.  An Accurate Statistical Yield Model for CMOS Current-Steering D/A Converters , 2001 .

[7]  Akira Matsuzawa,et al.  Digital Calibration Method for Binary-Weighted Current-Steering D/A-Converters without Calibration ADC , 2007, IEICE Trans. Electron..

[8]  Michiel Steyaert,et al.  An Accurate Statistical Yield Model for CMOS Current-Steering D/A Converters , 2000, 2000 IEEE International Symposium on Circuits and Systems. Emerging Technologies for the 21st Century. Proceedings (IEEE Cat No.00CH36353).

[9]  Qi Wei,et al.  A 12-bit self-calibrating SAR ADC achieving a Nyquist 90.4-dB SFDR , 2013 .

[10]  Kok Lim Chan,et al.  Dynamic Element Matching to Prevent Nonlinear Distortion From Pulse-Shape Mismatches in High-Resolution DACs , 2008, IEEE Journal of Solid-State Circuits.

[11]  Arthur H. M. van Roermund,et al.  D/A conversion: amplitude and time error mapping optimization , 2001, ICECS 2001. 8th IEEE International Conference on Electronics, Circuits and Systems (Cat. No.01EX483).

[12]  H. Hegt,et al.  An on-chip self-calibration method for current mismatch in D/A converters , 2005, Proceedings of the 31st European Solid-State Circuits Conference, 2005. ESSCIRC 2005..

[13]  Bang-Sup Song,et al.  A self-trimming 14-b 100-MS/s CMOS DAC , 2000, IEEE Journal of Solid-State Circuits.

[14]  Tao Chen,et al.  A 14-bit 200-MHz Current-Steering DAC with Switching Sequence Post-Adjustment Calibration , 2006, 2006 IEEE Asian Solid-State Circuits Conference.

[15]  Dong Qiu,et al.  A 14-bit 100 MS/s self-calibrated DAC with a randomized calibration-period , 2010, 2010 10th IEEE International Conference on Solid-State and Integrated Circuit Technology.

[16]  Georges Gielen,et al.  A 14-bit intrinsic accuracy Q2 random walk CMOS DAC , 1999, IEEE J. Solid State Circuits.

[17]  M.J.M. Pelgrom,et al.  Matching properties of MOS transistors , 1989 .

[18]  Tsung-Heng Tsai,et al.  A 1.8-V 12-bit 250-MS/s 25-mW self-calibrated DAC , 2010, 2010 Proceedings of ESSCIRC.

[19]  Georgi Radulov.  Flexible and self-calibrating current-steering digital-to-analog converters : analysis, classification and design , 2010 .