Synthesis of Asynchronous Circuits with Predictable Latency