A ka-band broadband active frequency doubler using CB-CE balanced configuration in 0.18 µm SiGe BiCMOS process

A Ka-band broadband frequency doubler in a 0.18 µm SiGe BiCMOS technology is presented in this paper. The frequency doubler employs a configuration of a common-base (CB)/ common-emitter (CE) pair to enhance the second harmonic efficiently. This frequency doubler features a conversion gain of higher than ™7 dB with an input power of 5 dBm between 26 and 40 GHz. The maximum output 1-dB compression point (P1dB) is 4.3 dBm and the output saturation power (Psat) is higher than 5 dBm at 31 GHz. The overall chip size is 0.85×0.66 mm2. To the best of the author's knowledge, this work demonstrates the first SiGe-based frequency doubler using CB-CE configuration with good output power and good figure-of-merit (FOM) covering the entire Ka band.

[1]  F. Ellinger,et al.  Ultracompact SOI CMOS frequency doubler for low power applications at 26.5-28.5 GHz , 2004, IEEE Microwave and Wireless Components Letters.

[2]  Ziqiang Yang,et al.  A 3–50 GHz Ultra-Wideband PHEMT MMIC Balanced Frequency Doubler , 2008, IEEE Microwave and Wireless Components Letters.

[3]  Yong-Ju Suh,et al.  A 22-30GHz balanced SiGe BiCMOS frequency doubler with 47dBc suppression and low input drive power , 2009, 2009 Asia Pacific Microwave Conference.

[4]  Chin-Shen Lin,et al.  A 14∼23 GHz CMOS MMIC distributed doubler with a 22-dB fundamental rejection , 2008, 2008 IEEE MTT-S International Microwave Symposium Digest.

[5]  J. Bock,et al.  42 GHz active frequency doubler in SiGe bipolar technology , 2002, 2002 3rd International Conference on Microwave and Millimeter Wave Technology, 2002. Proceedings. ICMMT 2002..

[6]  Gabriel M. Rebeiz,et al.  High-power high-efficiency SiGe Ku- and Ka-band balanced frequency doublers , 2005, IEEE Transactions on Microwave Theory and Techniques.

[7]  S.W. Huang,et al.  Parametric geometric modeling using piecewise interpolation functions for solutions of electromagnetic integral equations , 2008, 2008 Asia-Pacific Microwave Conference.

[8]  Chau-Ching Chiong,et al.  A GaAs-based HBT 31-GHz frequency doubler with an on-chip voltage , 2008, 2008 Asia-Pacific Microwave Conference.

[9]  Huei Wang,et al.  A 14∼23 GHz CMOS MMIC distributed doubler with a 22-dB fundamental rejection , 2008, IMS 2008.

[10]  Hong-Yeh Chang,et al.  A Broadband High Efficiency High Output Power Frequency Doubler , 2010, IEEE Microwave and Wireless Components Letters.

[11]  Kun-You Lin,et al.  A $K$ -Band CMOS Distributed Doubler With Current-Reuse Technique , 2009, IEEE Microwave and Wireless Components Letters.