A database accelerator for energy-efficient query processing and optimization

Data processing on a continuously growing amount of information and the increasing power restrictions have become an ubiquitous challenge in our world today. Besides parallel computing, a promising approach to improve the energy efficiency of current systems is to integrate specialized hardware. This paper presents a Tensilica RISC processor extended with an instruction set to accelerate basic database operators frequently used in modern database systems. The core was taped out in a 28 nm SLP CMOS technology and allows energy-efficient query processing as well as query optimization by applying selectivity estimation techniques. Our chip measurements show an 1000x energy improvement on selected database operators compared to state-of-the-art systems.

[1]  Gerhard Fettweis,et al.  An application-specific instruction set for accelerating set-oriented database primitives , 2014, SIGMOD Conference.

[2]  Yunsup Lee,et al.  The RISC-V Instruction Set Manual , 2014 .

[3]  René Schüffny,et al.  A power management architecture for fast per-core DVFS in heterogeneous MPSoCs , 2012, 2012 IEEE International Symposium on Circuits and Systems.

[4]  Hiroshi Inoue,et al.  Faster Set Intersection with SIMD instructions by Reducing Branch Mispredictions , 2014, Proc. VLDB Endow..

[5]  Babak Falsafi,et al.  Accelerating database operators using a network processor , 2005, DaMoN '05.

[6]  Wolfgang Lehner,et al.  Fast Sorted-Set Intersection using SIMD Instructions , 2011, ADMS@VLDB.

[7]  Gerhard Fettweis,et al.  HASHI: An Application Specific Instruction Set Extension for Hashing , 2014, ADMS@VLDB.

[8]  Jaydip Sen,et al.  Internet of Things - Applications and Challenges in Technology and Standardization , 2011 .

[9]  Pradeep Dubey,et al.  Efficient implementation of sorting on multi-core SIMD CPU architecture , 2008, Proc. VLDB Endow..

[10]  Gerhard Fettweis,et al.  Query processing on low-energy many-core processors , 2015, 2015 31st IEEE International Conference on Data Engineering Workshops.

[11]  Vijay Srinivasan,et al.  4.2 A 20nm 32-Core 64MB L3 cache SPARC M7 processor , 2015, 2015 IEEE International Solid-State Circuits Conference - (ISSCC) Digest of Technical Papers.

[12]  Gerhard Fettweis,et al.  An MPSoC for energy-efficient database query processing , 2016, 2016 53nd ACM/EDAC/IEEE Design Automation Conference (DAC).

[13]  Kunle Olukotun,et al.  Hardware acceleration of database operations , 2014, FPGA.

[14]  Eric S. Chung,et al.  LINQits: big data on little clients , 2013, ISCA.

[15]  René Schüffny,et al.  A Fast-Locking ADPLL With Instantaneous Restart Capability in 28-nm CMOS Technology , 2013, IEEE Transactions on Circuits and Systems II: Express Briefs.

[16]  Lin Qiao,et al.  Lazy, adaptive rid-list intersection, and its application to index anding , 2007, SIGMOD '07.

[17]  Kenneth A. Ross,et al.  Q100: the architecture and design of a database processing unit , 2014, ASPLOS.